Hera-JVM: Abstracting Processor Heterogeneity Behind a Virtual Machine

Ross McIlroy and Joe Sventek

University of Glasgow


Department of Computing Science






Heterogeneous Multi-Core Architectures

- CPUs are becoming increasingly Multi-Core
- Should these cores all be identical?
 - Specialise cores for particular workloads
 - Large core for sequential code, many small cores for parallel code
- Found in specialist niches currently
 - e.g. network processors (Intel IXP), games consoles (Cell)
- Likely to become more common
 - On-chip GPUs (AMD Fusion), Intel Larrabee





Main Arch Code Secondary Arch Code





Main Arch Code Secondary Arch Code

Main Core










Hera-JVM


- Hide this heterogeneity from the application developer
 - Present the illusion of a homogeneous multi-threaded virtual machine
 - The same code will run on either core type
- Runtime system is aware of heterogeneous resources
 - Can transparently migrate threads between core types based upon this knowledge
- Provide portable application behaviour hints to enable runtime system to infer the application's heterogeneity
 - Explicit Code Annotations
 - Static Code Analysis / Typing information
 - Runtime Monitoring / Profiling


Application Threads

Main Core




Main Core








Main Core





Main Core















Cell Processor



- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support

- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support

Application

Java Library

Runtime System

Low Level PPE Compiler

PPE Assembler

- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support

Application

Java Library

Runtime System

Low Level Assembly

PPE Compiler

PPE Assembler

SPE Assembler

- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support

Application

Java Library

Runtime System

Low Level Assembly PPE Compiler

PPE Assembler

Low Level Assembly

SPE Assembler

- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support

Application

Java Library

Runtime System

Low Level Assembly

PPE Compiler

PPE Assembler

Low Level
Assembly

SPE Compiler

SPE Assembler

- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support

Application

Java Library

Runtime System


Low Level PPE Compiler

PPE Assembly Compiler


SPE Assembler

SPE Assembler


- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support



- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support



- Built upon JikesRVM
 - Java in Java
 - PowerPC and x86 support




Migration

- A thread can migrate between the PPE and SPE cores at any method invocation
 - Migration is triggered either by an explicit annotation or is signalled dynamically by the scheduler
 - Syscalls and native methods always migrate back to PPE
- Migration from core type A to B:
 - Thread "traps" to support code on core A, which saves arguments
 - Method JITed for core type B if required
 - Migration marker and migration support frame pushed onto stack
 - Thread placed on ready queue of core type B

SPE Local Memory

- Instead of a cache, SPEs have 256KB of explicitly accessible local memory
- Main memory accessed through DMA using MFC (Memory Flow Controller)
- Setting up many small DMA transfers is costly




Software Caching in a High Level Language

- Java bytecodes are typed, therefore, we have high level knowledge of what's being cached
 - Cache an object completely when it is accessed
 - Cache arrays in IKB blocks
- Java memory model only requires coherency operations at synchronisation points
- Methods are cached in their entirety when invoked


Hera-JVM Performance

Single Threaded




Hera-JVM Performance

Single Threaded




Hera-JVM Performance


Multi-Threaded (6 threads)




Proportion of Execution Time by Operation



Data Cache Hit-Rate



Code Cache Hit-Rate



Conclusion / Future Work

- Architectures are likely to become more heterogeneous
- This heterogeneity should be taken out of the hands of non-specialist programmers
- Instead, hide this heterogeneity from the programmer and provide abstractions to infer a program's heterogeneity
 - E.g. code annotations, runtime monitoring, etc.
- Hera-JVM is a proof of concept of this approach
 - Overheads involved in hiding the heterogeneity are tolerable for most applications
- Next Stage: Fully integrate behaviour tagging with scheduling / migration decisions