

“Investigations of Power Analysis Attacks on Smartcards”*

Thomas S. Messerges
Motorola Labs
Motorola
tomas@crl.mot.com

Ezzy A. Dabbish
Motorola Labs
Motorola
dabbish@crl.mot.com

Robert H. Sloan¹
Dept. of EE and Computer Science
University of Illinois at Chicago
sloan@eecs.uic.edu

* Proceedings of USENIX Workshop on Smartcard Technology, May 1999, to appear.


1. Partially supported by NSF Grant CCR-9800070.

Summary of Presentation

- Motivation for this research – review underlying issues
- Review power analysis attacks:
 - Simple Power Analysis (SPA)
 - Differential Power Analysis (DPA)
 - Show results
- Noise analysis results – Statistical model
- Introduce multiple-bit DPA and results
- Discuss design goals for countermeasures
- Future work and concluding remarks
- Presentation slides available at:

<http://www.eecs.uic.edu/~tmesserg/papers.html>

Problem Description



Power Dissipation: Can leak information about the *Secret* !

Attackers That Learn A Smartcard's *Secret* Key

- Clone cards
- Make fraudulent payments
- Impersonate others
- Access private information (i.e. medical records)

Related Attacks

- Timing Measurements
- Fault Insertion
- EM Emissions
- Other “side-channel” attacks
(Kelsey, et. al. ESORICS '98)

Motivations for Our Research

- Understand principles of how power analysis works
- Evaluate existing power analysis attacks
- Examine effectiveness of new, more powerful attacks
- Develop a statistical model to describe power analysis attacks
- Quantify the extent of a threat that actual power analysis attacks may pose
- Evaluate countermeasures to attacks
- **Develop more secure smartcards**

Previous Power Analysis Work


P. Kocher, J. Jaffe, and B. Jun:

“Introduction to Differential Power Analysis and Related Attacks,”
<http://www.cryptography.com/dpa/technical>, 1998.



J. Kelsey, B. Schneier, D. Wagner, and C. Hall:

“Side Channel Cryptanalysis of Product Ciphers,” in Proceedings of *ESORICS* '98, Springer-Verlag, September 1998, pp. 97-110.

Measuring Power Consumption



Information from Power Consumption




Information Leaked


Transition Count

Hamming Weight

Example of Power Consumption Information Leakage




Review of DES




Review of DES (continued)


The F Function



Subkey Generation



Using Hamming Weight Data to Break DES



Using Hamming Weight Data to Break DES

$$\begin{array}{c}
 \leftarrow \quad \quad \quad \mathbf{28} \quad \quad \quad \rightarrow \\
 \begin{array}{c}
 \uparrow \\
 \mathbf{28} \\
 \downarrow
 \end{array}
 \left[\begin{array}{cccccccccccccccc}
 0 & 0 & 0 & 0 & 0 & \dots & 0 & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} \\
 \mathbf{1} & 0 & 0 & 0 & 0 & \dots & 0 & 0 & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} \\
 \mathbf{1} & \mathbf{1} & 0 & 0 & 0 & \dots & 0 & 0 & 0 & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} \\
 \mathbf{1} & \mathbf{1} & \mathbf{1} & 0 & 0 & \dots & 0 & 0 & 0 & 0 & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} \\
 \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & 0 & \dots & 0 & 0 & 0 & 0 & 0 & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} \\
 \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \dots & 0 & 0 & 0 & 0 & 0 & 0 & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} \\
 & & & & \vdots & & & & & & & & & & & \\
 & & & & & & & & & & & & & & & \\
 0 & 0 & 0 & 0 & 0 & \dots & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & \mathbf{1} & 0
 \end{array} \right]
 \begin{array}{c}
 \mathbf{C}_1 \\
 \mathbf{C}_2 \\
 \mathbf{C}_3 \\
 \mathbf{C}_4 \\
 \mathbf{C}_5 \\
 \mathbf{C}_6 \\
 \vdots \\
 \mathbf{C}_{28}
 \end{array}
 =
 \begin{array}{c}
 \mathbf{W}_1 \\
 \mathbf{W}_2 \\
 \mathbf{W}_3 \\
 \mathbf{W}_4 \\
 \mathbf{W}_5 \\
 \mathbf{W}_6 \\
 \vdots \\
 \mathbf{W}_{28}
 \end{array}
 \end{array}
 \quad A\vec{k} = \vec{w}$$

28 Equations, 28 Unknowns – Solve for C-register Bits

Simple Power Analysis – Summary


1. Run a single encryption
2. Acquire power consumption data
3. Convert power data to Hamming weight data
4. Solve for the C and D bits (i.e., the key bits)

Conclusions


- Adversary needs knowledge of the implementation to mount the attack
- Easy to protect against – (reduce power emissions, prevent attacker from learning implementation ...)

Differential Power Analysis (DPA) (Kocher, et. al.)

- Knowledge of implementation is not required
- Statistical approach “amplifies” power information




Define: DPA Bias Signal = $T(n) = A_1(n) - A_0(n)$



Review DPA Attack on DES

1. Guess 6-bits of K_{16}
2. Initialize: $A_1 = A_0 = 0$
3. Get a CTO and power trace
4. Reverse-calculate the D -bit
5. If ($D = 1$) then
 add power trace to A_1
 else
 add power trace to A_0
6. If not enough averages goto 3.
7. DPA Bias Signal: $T = A_1 - A_0$

Defining the D Function



$$CTO_L = D \oplus \text{SBOX}(K_{16} \oplus R_{16})$$

↓ Solve for D

$$D = CTO_L \oplus \text{SBOX}(K_{16} \oplus CTO_R)$$

- Smartcard must calculate D at some time – say at time j^*
- The expected power consumption when $D=1$ is greater than when $D=0$:

$$E[S(j^*) \mid D = 1] > E[S(j^*) \mid D = 0]$$

- A_0 and A_1 are estimates of the expected power consumption:


$$A_0 \approx E[S(n) \mid D = 0] \text{ and } A_1 \approx E[S(n) \mid D = 1]$$


The Power Bias Signal

- The power bias signal will have a spike at time j^* :

$$T(n) = A_1 - A_0 = \begin{cases} \varepsilon & n = j^* \\ 0 & n \neq j^* \end{cases}$$

Size of Power Spikes = ε






Review DPA Attack on DES

1. Guess 6-bits of K_{16}
2. Initialize: $A_1 = A_0 = 0$
3. Get a CTO and power trace
4. Reverse-calculate the D - bit
5. If ($D = 1$) then
 add power trace to A_1
 else
 add power trace to A_0
6. If not enough averages goto 3.
7. DPA Bias Signal: $T = A_1 - A_0$

DPA Signal Noise

$$\text{noise}(n) = E[S(n)] - S(n)$$




- 182 KHz “beat” frequency
- Noise at clock edges
- Quantization noise
- External noise
- Internal noise
- Algorithm noise

$$x(j) = \sum_i c_i F(j - j_i)$$

Filtering the Noise

- Averaging reduces the noise
- Use “Matched Filter” to reduce the noise



- Improvement is small
- Use knowledge of noise properties to get cleaner DPA signal (i.e. noise is maximum at clock edges)

Averaging is the Best Way to Reduce Noise

Noise Signal:

$$E[T[j] | (j \neq j^*)] = 0$$

$$\text{var}[T[j] | (j \neq j^*)] = \frac{4\sigma^2 + \alpha m \epsilon^2}{N}$$

DPA Signal:

$$E[T[j^*]] = \epsilon$$

$$\text{var}[T[j^*]] = \frac{4\sigma^2 + (m-1)\epsilon^2}{N}$$

$$\text{Theoretical Voltage SNR} = \frac{\sqrt{N}\epsilon}{\sqrt{8\sigma^2 + \epsilon^2(\alpha m + m - 1)}}$$

Noise Model vs. Experimental Results

$$\text{Theoretical Voltage SNR} = \frac{\sqrt{N}\epsilon}{\sqrt{8\sigma^2 + \epsilon^2(\alpha m + m - 1)}}$$

$$\sigma = 7.5 \text{ mV} \quad \epsilon = 6.5 \text{ mV} \quad m = 8$$

$$N = 1000 \quad \alpha = 0$$

Theoretical Voltage SNR = 7.5



Experimental Voltage SNR = 7 to 10

How Many Samples Are Needed?

1. Solve for N :

$$N = \frac{8\sigma^2 + \varepsilon^2(\alpha m + m - 1)}{\varepsilon^2 \cdot SNR^2}$$

2. Determine parameters for a specific smartcard:

$$\sigma = 7.5 \text{ mV} \quad \varepsilon = 6.5 \text{ mV} \quad m = 8 \quad \alpha = 0$$

3. Assign SNR :

$$SNR = 0.67 \quad \leftarrow \text{Median for Gaussian Distributed Noise}$$

4. Calculate N :

Theoretical Minimal Number of Samples: **$N = 40$**

Maximizing the DPA Signal

Multiple-Bit D Function

$$S_0 = \left\{ S_{ij} \mid D(., ., .) = 0^d \right\}$$


$$S_1 = \left\{ S_{ij} \mid D(., ., .) = 1^d \right\}$$

$$S_2 = \left\{ S_{ij} \mid S_{ij} \notin S_0, S_1 \right\}$$

Force S_0 and S_1 to exhibit greater power differences, thus, increasing the SNR

Toss out signals that do not give a maximal power difference

4-Bit DPA Description



$$D = \text{SBOX}(K_{16} \oplus R_{16})$$


↓ R_{16} is part of CTO_R

$$D = \text{SBOX}(K_{16} \oplus CTO_R)$$

4-Bit DPA Attack

1. Guess 6-bits of K_{16}
2. Initialize: $A_1 = A_0 = 0$
3. Get a CTO and power trace
4. Reverse-calculate the D
5. If ($D = 1111$) then
add power trace to A_1
else if ($D = 0000$) then
add power trace to A_0
else
do nothing
6. If not enough averages goto 3.
7. DPA Bias Signal: $T = A_1 - A_0$

DPA Bias Signal Level for Different Key Guesses



Other Strong Types of DPA Attacks

Compressed
SBOX Table:

S1_S2[0] = 0xEF

S1_S2[1] = 0x03

S1_S2[2] = 0x41

⋮

S7_S8[62] = 0x0F

S7_S8[63] = 0xE3

Add to S_1

Hamming Weight = 7

Add to S_0


Hamming Weight = 2

Multiple-Bit DPA can result in even larger power biases if the SBOX data is stored in a compressed table.

The addresses of the SBOX data (rather than the actual data) may also be used for an attack!

Our DPA Attack Results


Attack Type:	1-bit DPA	4-bit DPA	8-bit DPA	Address DPA
Signal Level:	9.3 mV	38.5 mV	79.5 mV	74.4 mV

- 
- Voltage SNR is 8 times larger
 - Attacker needs fewer power signals to break the system

Diminishing Returns for Multiple-Bit DPA

Attacker needs more power signals:

$$N_d = 2^{d-1}N/d^2$$




Design Goal for Hiding the DPA Power Spike

$N = 1300$

$\varepsilon = 6.5 \text{ mV}$

$m = 8$



Need to expand noise distribution

and/or

Reduce DPA bias spike

Future Work

- Examine other symmetric key algorithms
- Examine public-key algorithms
- Design modified algorithms
- Develop more advanced modeling methods
- Design countermeasures

Summary of Results

- Source of power biases is examined
- Demonstrated successful power analysis attacks
- Proved multiple-bit DPA leads to a new and more powerful attack
- Modeled the noise characteristics

Designers need to consider the power analysis attacks outlined in this paper when designing secure smartcard systems