

From JVM to FPGA: Bridging Abstraction Hierarchy via Optimized Deep Pipelining

Jason Cong, Peng Wei and Cody Hao Yu

University of California, Los Angeles





Motivation:

Harnessing FPGAs in Datacenter

Harnessing FPGAs in Datacenters: Why?

Heterogeneous architecture: an "agreement" from the hardware community



3

Harnessing FPGAs in Datacenters: Why?

- Heterogeneous architecture: an "agreement" from the hardware community
- The FPGA-based cluster is a promising paradigm
 - Standalone FPGA accelerators demonstrate orders-of-magnitude performance/watt improvement



Harnessing FPGAs in Datacenters: Why?

- Heterogeneous a community
- The FPGA-based
 - Standalone FPGA a improvement
 - FPGAs are reconfig

Microsoft Azure

- A relatively "gene
- It is now in the cl



Challenge:

system integration - from kernel speedup to system acceleration

Accelerator (FPGA)-as-a-Service



GAM

Global Accelerator Manager: accelerator-centric scheduling



Node Accelerator Manager:

local accelerator service management, JVM-to-ACC communication optimization

In terms of performance, there is much to say...

- Time breakdown of AES
 - Pack: app.-dep.; ~4GB/s
 - Send (via socket): ~3GB/s
 - Usr->Kernel: ~6GB/s
 - DMA: ~5GB/s

• ...

- Load: ~6GB/s (shd w/ Store)
- Compute: 12.8GB/s
 - >100x over CPU
- 1/(1/4+1/3+...) = 0.47 GB/s
- 27x performance loss!!!



JVM-FPGA Communication Pipelining



JVM-FPGA Communication Pipelining

- Send + Pin => Send
 - Limitation of vendor APIs
- Load/Compute/Store =>
 Compute
 - Overlapping comm. & comp.
- Programmer's responsibility
 - Pack and unpack
 - Implementing an iterator interface to supply input data
 - Header + payload



In terms of performance, there is still much to say...

- The pipeline efficiency is bounded by the slowest stage
- In general, latency = time_setup (one-time) + payload_size * time_unit (linear)
- Adjust the payload sizes of different pipeline stages to balance their throughputs
- ... but how to?
- Linear with constraints => linear programming



Linear Programming Formulation

Problem Formulation:

maximize the pipeline throughput, i.e.,

$$T_K = Min(T_{pack}, T_{send}, ..., T_{unpack})$$

$$T_{stage} = \frac{1}{L_{stage}} = \frac{1}{f_{stage}(S_{stage})}$$

Modeling of Data Transfer Stages:

for each individual data transfer stage, impose the payload size constraint, and model the relation between the payload size and the latency via linear equations:

$$L_{stage} = L_{stage}^{setup} + S_{stage} imes L_{stage}^{unit}$$

 $S_{stage} <= S_{stage}^{max}$

Modeling of Compute Stage:

profile a set of payload sizes (power of two), and model the latency of the compute stage into a selection equation with a set of binary variables:

$$L_{compute} = \sum_{i} p_i \times L_{S_i}, where \sum_{i} p_i = 1, p_i \in \{0, 1\}$$

Modeling of Memory Constraints:

constrain the memory usage of the pipeline in both the CPU and the FPGA sides for separate-memory platforms, and in only the CPU side for shared-memory platfroms:

$$\sum S_{Q_{stage}} = \sum (S_{stage} \times D_{stage}) \le S_{capacity}$$

Experimental Results

- A set of computation kernels as benchmarks
- Each with a Java program as the host
- Currently single-threaded, and will showcase the realapplication results in the near future



Experimental Results

- A set of computation kernels as benchmarks
- Currently single-threaded, and will showcase the realapplication results in the near future



Lessons Learned and Future Work

- Single thread -> multiple threads -> Mainstream frameworks
 - Modeling in the multithreaded scenario
 - Integration with frameworks like Apache Hadoop and Spark
- Adapt to various platforms
 - Latest platforms support FPGA's direct access of user-space data, like IBM CAPI and Intel Xeon+FPGA
 - Amazon EC2 F1 instance brings virtualization into consideration
- JVM related improvement
 - Fast and safe allocation and management of native-space memory

THANKS FOR YOUR ATTENTION.

Discussion

Problem Formulation: maximize the pipeline throughput, i.e., $T_K = Min(T_{pack}, T_{send}, ..., T_{unpack})$ $T_{stage} = \frac{1}{L_{stage}} = \frac{1}{f_{stage}(S_{stage})}$

Modeling of Data Transfer Stages:

for each individual data transfer stage, impose the payload size constraint, and model the relation between the payload size and the latency via linear equations:

$$L_{stage} = L_{stage}^{setup} + S_{stage} \times L_{stage}^{unit}$$

 $S_{stage} <= S_{stage}^{max}$

Modeling of Compute Stage:

profile a set of payload sizes (power of two), and model the latency of the compute stage into a selection equation with a set of binary variables:

$$L_{compute} = \sum_{i} p_i \times L_{S_i}, \text{ where } \sum_{i} p_i = 1, \ p_i \in \{0, 1\}$$

Modeling of Memory Constraints:

constrain the memory usage of the pipeline in both the CPU and the FPGA sides for separate-memory platforms, and in only the CPU side for shared-memory platfroms:

$$\sum S_{Q_{stage}} = \sum (S_{stage} \times D_{stage}) \le S_{capacity}$$

Linear Programming



