DON'T LET RAID RAID THE LIFETIME OF YOUR SSD ARRAY


Sangwhan Moon and A. L. Narasimha Reddy Texas A&M University

sangwhan@tamu.edu reddy@ece.tamu.edu



SOLID STATE DRIVE (SSD)






Reliability of SSD



• Reliability of MLC Flash Memory

Read Disturb (per read) — Data Retention (per month)






- Device Level Protection Scheme
 - Error Correcting Code (ECC)
 - Flash Translation Layer
 - Log-like Writing and Garbage Collection
 - Wear Leveling
- System Level Protection Scheme – Parity Protection (RAID5)

These protection schemes require additional writes internally which in turn reduce the lifetime of SSD

PARITY PROTECTION (RAID5)

- Protect a device array from a device failure
 Protect each page group from a page error
- PARITY = XOR of ALL data




Ā M

PARITY PROTECTION (RAID5)

Parity update results in additional writes

 Write amplification: [*N/(N-1), 2]




* N is the number of SSDs in an SSD array

Ā M



2. Parity consumes more space

- Higher space utilization reduces the lifetime



PROBLEM STATEMENT

- Parity protection is supposed to improve the lifetime of SSD array
 - Parity update amplifies the number of writes by up to 2
 - 2) Space overhead for parity protection initiates frequent garbage collection

Is parity protection beneficial or not in terms of reliability?


AM




For the same number of SSDs given, to store the same amount of data, which is better in lifetime, striping (RAIDO) or parity protection (RAID5)?








LIFETIME MODEL



Ā M




LIFETIME MODEL



- Source of failures
 - Page error
 - Device failure
- Any failure results in data loss in striping
- Parity protection loses data when
 - Two page errors in the same page group
 - Two device failures
 - Page error + device failure
 - Device failure + page error


LIFETIME MODEL







- Mean Time to Data Loss (MTTDL)
 - The expected time to *encounter the first data loss* in an SSD array



SIMULATION ENVIRONMENT

- SSD Parameters
 - 3x nm MLC flash memory
 - Capacity = 80GB
 - Page size = 4KB
 - ECC: 61-bit errors correctable BCH code
 - Annual device failure rate = 3%
 - TRIM command is exploited




SIMULATION ENVIRONMENT

- Simulation Parameters
 - The amount of data = 30GB/SSD
 - Workload
 - Read + Write = 125 MB/s/SSD
 - Read : Write = 3:1
 - 8 SSDs in an SSD array
- Relative MTTDL
 - The ratio of the lifetime of the target SSD array to that of single SSD with default parameters




Analysis of Single SSD






EVALUATION: DIFFERENT NUMBER OF DEVICES




ĀM

EVALUATION: DIFFERENT AMOUNT OF DATA




EVALUATION: DIFFERENT PARAMETERS




Ā M

[TECC] S. Moon and A. Reddy, "Write amplification due to ECC on flash memory or leave those bit errors alone," in MSST'12 * 80% of workload accumulates on 20 % of space 20/26

Evaluation: Annual Device Failure Rate = 5%



EVALUATION: LARGE SCALE STORAGE SYSTEM



SUMMARY OF EVALUATIONS


- Parity protection is potentially worse than striping with small number of SSDs
- Parity protection wins against striping when
 - 1) considerably lower space utilization is guaranteed.
 - 2) TECC, hotness, read intensive workload, or less intensive workload is provided.
 - 3) SSDs have higher device failure rate.
- Parity protection wins against striping in large scale storage systems

Future Work



- Other lifetime evaluations
 - Different write sizes
 - Other storage systems (e.g. RAID6)
- Monetary cost of ownership
- Validation of our analytic models
- Advanced techniques to reduce write amplification from parity protection





- Lifetime comparison of striping (RAIDO) and parity protection (RAID5) with different parameters
- Parity protection is conditionally superior to striping.

THANK YOU FOR LISTENING!

QUESTIONS?