


CrossMapping: Harmonizing Memory Consistency in Cross-ISA Binary Translation

Chen Gao, Xiangwei Meng, Wei Li, Jinhui Lai,
Yiran Zhang, and Fengyuan Ren




Dynamic Binary Translation



Dynamic Binary Translation

- DBT technology can emulate guest binary programs on the host by translating codes at runtime.



Memory Model

- The memory model describes the behavior of concurrent primitives on shared memory.

Memory Model

- The memory model describes the behavior of concurrent primitives on shared memory.

Memory Access	x86	ARMv8
Load → Load	Ordered	Out-of-order
Load → Store	Ordered	Out-of-order
Store → Load	Out-of-order	Out-of-order
Store → Store	Ordered	Out-of-order

Memory Consistency Issues in DBT

- Message passing test in x86

Initially $X=0, Y=0$

$X = 1;$		$a = Y;$
$Y = 1;$		$b = X;$

$a = 1, b = 0$ **Forbidden**

Memory Consistency Issues in DBT

- Message passing test in x86

Initially $X=0, Y=0$

$X = 1;$		$a = Y;$
$Y = 1;$		$b = X;$

$a = 1, b = 0$ **Forbidden**

x86 to ARMv8
Naive Translation



- Message passing test in ARMv8

Initially $X=0, Y=0$

$X = 1;$		$a = Y;$
$Y = 1;$		$b = X;$

$a = 1, b = 0$ **Observable**

Memory Consistency Issues in DBT


- Message passing test in x86

Initially X=0, Y=0

X = 1;		a = Y;
Y = 1;		b = X;

a = 1, b = 0 **Forbidden**

Insert Barriers to
Ensure Memory
Ordering



- Message passing test in ARMv8

Initially X=0, Y=0

X = 1;		a = Y;
fence st-st		fence ld-ld
Y = 1;		b = X;

a = 1, b = 0 **Forbidden**


Memory Consistency Issues in DBT

- Message passing test in x86

Initially X=0, Y=0

X = 1;		a = Y;
Y = 1;		b = X;

a = 1, b = 0 **Forbidden**



- Message passing test in ARMv8

Initially X=0, Y=0

X = 1;		a = Y;
fence st-st		fence ld-ld
Y = 1;		b = X;

a = 1, b = 0 **Forbidden**

Harmonizing Memory Consistency

- QEMU

Table: QEMU mapping schemes (x86 to ARMv8)

x86		TCG IR		ARMv8
Load	→	Fmr; ld	→	DMB Id; LDR
Store	→	Fmw; st	→	DMB full; STR
RMW	→	call	→	BLR; RMW; RET
MFENCE	→	Fsc	→	DMB full

Harmonizing Memory Consistency

- QEMU

Table: QEMU mapping schemes (x86 to ARMv8)

x86		TCG IR		ARMv8
Load	→	Fmr; ld	→	DMB Id; LDR
Store	→	Fmw; st	→	DMB full; STR
RMW	→	call	→	BLR; RMW; RET
MFENCE	→	Fsc	→	DMB full

Harmonizing Memory Consistency

- QEMU


Table: QEMU mapping schemes (x86 to ARMv8)

x86		TCG IR		ARMv8
Load	→	Fmr; ld	→	DMB Id; LDR
Store	→	Fmw; st	→	DMB full; STR
RMW	→	call	→	BLR; RMW; RET
MFENCE	→	Fsc	→	DMB full

Harmonizing Memory Consistency

- QEMU


Fetch-And-Add litmus test



Harmonizing Memory Consistency

- Risotto^[ASPLOS'23] and Lasagne^[PLDI'22]
 - Correctly handle RMW instructions
 - Designed specifically for x86 to ARMv8
- ArMOR^[ISCA'15]
 - More efficient
 - Not designed for Cross-ISA DBT systems.

Overview of CrossMapping



Memory Model Normalizer

- Definition of specification table

Specification table of ARMv8 memory orderings

1 st Ins. \ 2 nd Ins. Ord.	SA Ins.	DA ld	DA st	DA ld-aq	DA ld-PC	DA ld-rl
ld	✓	✓ _{dep}	✓ _{dep}	—	—	✓
st	✓	—	—	—	—	✓
ld-aq	✓	✓	✓	✓	✓	✓
ld-PC	✓	✓	✓	✓	✓	✓
st-rl	✓	—	—	—	—	✓

Specification table of **DMB** `ld`


1 st Ins. \ 2 nd Ins. Ord.	load	store
load	✓	✓
store	—	—

Memory Model Normalizer

- Refinement

Specification table of **DMB** `ld`

		2 nd Ins.	
		load	store
1 st Ins.	Ord.		
	load	✓	✓
store	—	—	



Refined specification table for **DMB** `ld`

		2 nd Ins.					
		SA Ins.	DA ld	DA st	DA ld-aq	DA ld-PC	DA ld-rl
1 st Ins.	Ord.						
	ld	✓	✓	✓	✓	✓	✓
	st	✓	—	—	—	—	✓
	ld-aq	✓	✓	✓	✓	✓	✓
	ld-PC	✓	✓	✓	✓	✓	✓
	st-rl	✓	—	—	✓	—	✓

Memory Model Normalizer

- Comparison


	Ins. 1	Ins. 2
Ins. 1	✓	✓
Ins. 2	✓	—

 \cong


	Ins. 1	Ins. 2
Ins. 1	✓	✓
Ins. 2	—	—

Memory Model Normalizer

- Union




- Subtraction



Guest-to-IR Mapping via FSM

- An example of FSM



Guest-to-IR Mapping via FSM

- FSM Generator

- Fences

- Single-instruction RMWs

- End of the basic block

- Other memory accesses

Algorithm 1: FSM Generation Algorithm

```
1 Function GetNextState (state, op):
2   requiredMo = guestMo – hostMo;
3   if IsFence(op) then
4     |   ordToEnforce = op;
5     |   fence = InsertIRFence(ordToEnforce);
6     |   newOrd = 0;
7   else if IsSingleInstRMW(op) then
8     |   if GusetRMWActFullBarrier(op) then
9     |     |   newOrd = 0;
10    |   else
11    |     |   ld, st = Split(op);
12    |     |   ldOrdToEnforce = KeepCol(state, ld);
13    |     |   fence = InsertIRFence(ldordToEnforce);
14    |     |   tmpState = (state – fence) ∪
15    |     |     |   KeepRow(requiredMo, ld);
15    |     |   newOrd = KeepRow(requiredMo, st);
```

Guest-to-IR Mapping via FSM

- FSM Generator

- Fences

- Single-instruction RMWs

- End of the basic block

- Other memory accesses

```
3  if IsFence(op) then
4      ordToEnforce = op;
5      fence = InsertIRFence(ordToEnforce);
6      newOrd = 0;
7  else if IsSingleInstRMW(op) then
8      if GusetRMWActFullBarrier(op) then
9          newOrd = 0;
10     else
11         ld, st = Split(op);
12         ldOrdToEnforce = KeepCol(state, ld);
13         fence = InsertIRFence(ldOrdToEnforce);
14         tmpState = (state - fence) ∪
15                 KeepRow(requiredMo, ld);
16                 newOrd = KeepRow(requiredMo, st);
17 else if IsEndOfBasicBlock(op) and
18     isAfterRMW(state) then
19         fence = InsertIRFence(fullfence - state);
20         newOrd = 0;
21 else
```

Guest-to-IR Mapping via FSM

- FSM Generator

- Fences

- Single-instruction RMWs

- End of the basic block

- Other memory accesses

```
8   |   | if GuseiRMWActFullBarrier(op) then  
9   |   |   | newOrd = 0;  
10  |   | else  
11  |   |   | ld, st = Split(op);  
12  |   |   | ldOrdToEnforce = KeepCol(state, ld);  
13  |   |   | fence = InsertIRFence(ldOrdToEnforce);  
14  |   |   | tmpState = (state - fence) ∪  
15  |   |   |   | KeepRow(requiredMo, ld);  
16  |   |   |   | newOrd = KeepRow(requiredMo, st);  
16  |   | else if IsEndOfBasicBlock(op) and  
17  |   |   | isAfterRMW(state) then  
18  |   |   |   | fence = InsertIRFence(fullfence - state);  
19  |   |   |   | newOrd = 0;  
20  |   | else  
21  |   |   | ordToEnforce = KeepCol(state, op);  
22  |   |   |   | InsertIRFence(ordToEnforce);  
23  |   |   |   | newOrd = KeepRow(requiredMo, op);  
23  |   | nextState = (state - fence) ∪ newOrd;  
24  |   | return nextState;
```

Guest-to-IR Mapping via FSM

- FSM Generator

- Fences

- Single-instruction RMWs

- End of the basic block

- Other memory accesses

```
8   |   | if GusetRMWActFullBarrier(op) then
9   |   |   | newOrd = 0;
10  |   |   | else
11  |   |   |   | ld, st = Split(op);
12  |   |   |   | ldOrdToEnforce = KeepCol(state, ld);
13  |   |   |   | fence = InsertIRFence(ldOrdToEnforce);
14  |   |   |   | tmpState = (state - fence) ∪
15  |   |   |   |   | KeepRow(requiredMo, ld);
16  |   |   |   |   | newOrd = KeepRow(requiredMo, st);
17  |   |   | else if IsEndOfBasicBlock(op) and
18  |   |   |   | isAfterRMW(state) then
19  |   |   |   |   | fence = InsertIRFence(fullfence - state);
20  |   |   |   |   | newOrd = 0;
21  |   |   |   | else
22  |   |   |   |   | ordToEnforce = KeepCol(state, op);
23  |   |   |   |   | InsertIRFence(ordToEnforce);
24  |   |   |   |   | newOrd = KeepRow(requiredMo, op);
    |   |   | nextState = (state - fence) ∪ newOrd;
    |   |   | return nextState;
```


IR-to-Host Mapping


- Fences Comparator

- For each IR fence, the comparator identifies the weakest host fence to satisfy all the enforced orderings of IR fence.

Case Study: x86 to ARMv8 Mapping

- FSM of mapping from x86 to TCG IR


- TCG IR to ARMv8 fence mapping scheme




TCG IR		ARMv8
Frr/Frw	→	DMB ld
Fww	→	DMB st
Fwr/Fmw/Fwm/Fsc	→	DMB full

Evaluation

- Strong-on-Weak Architecture Emulation




(a) Emulating x86 on ARMv8



(b) Emulating x86 on RISC-V

Evaluation

- Weak-on-Strong Architecture Emulation



Thanks!