

ZENHAMMER: Rowhammer Attacks on AMD Zen-based Platforms

Patrick Jattke* Max Wipfli* Flavien Solt


Michele Marazzi Matej Bölcskei Kaveh Razavi



* Joint first authors

Executive Summary

- Today, **every third** sold x86 CPU is from AMD




Are current AMD Zen-based platforms vulnerable to Rowhammer?

We built ZENHAMMER to answer this!


- We find bit flips on **7/10 DIMMs (Zen 2)** and **6/10 DIMMs (Zen 3)**.
- Up to **46x more bit flips** on Zen 3 than on Coffee Lake.
- First bit flips on one **DDR5 DIMM** on Zen 4.

Background


DIMM Organization



Rowhammer




DRAM addressing




C1 Recovering DRAM address mappings

1. Building timing clusters



2. Brute-forcing DRAM functions



$$f(\text{C0}) = f(a0\dots aN) = 0$$

$$f(\text{C1}) = 1$$

$$\dots$$

$$f(\text{C\#bk}) = 0$$


Expected:
50%: 0
50%: 1

DRAMA [1] could not recover mappings.


⇒ Functions only worked on **limited** memory regions.

O1. DRAM functions are non-linear and require an address offset.


O2. Memory blocks >1 GiB need to be accessed for mapping recovery.




Function output of $f(x) = 0x64440100$ for same-cluster addresses.



Function output of $f(x)$ after applying an offset of 768 MiB.



Recovery of **correct function**
 $g(x) = 0x44440100$ with offset 768 MiB.



[1] P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard, "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks," in USENIX Security '16.


C1 Recovering DRAM address mappings

See our paper for more DRAM configurations!

Visualization of $\langle 1 \text{ RK}, 4 \text{ BG}, 4 \text{ BK}, 2^{16} \text{ rows} \rangle$ functions.


Table 3. Reverse engineered address mappings and offsets for different single-DIMM, with the tuple indicating the DIMM's geometry (#ranks,

Sys.	Geometry (RK, BG, BA, R)	Size [GiB]	Offt. [MiB]	Rank (RK)	
				Rank (RK)	Bank Gro
Z ₊	(1, 4, 4, 2 ¹⁶)	8	1024	n/a	0x088888
	(2, 4, 4, 2 ¹⁶)	16	1024	0x3fffe0000	0x111103
Z ₂	(1, 4, 4, 2 ¹⁷)	32	1024	0x7fffe0000	0x111103
	(2, 4, 4, 2 ¹⁶)	16	512	0x3fffe0000	0x111103



Testing for Rowhammer

- We created the Blacksmith [2] fork **ZenHammer** with our found DRAM address mappings.
- DIMMs from major manufacturers:



- **6h fuzzing** runs on each DIMM.


⇒ Porting the DRAM address functions is **insufficient** to do Rowhammer on AMD Zen-based systems.

DIMM	Zen 2		Zen 3		Coffee Lake	
	#Patt.	#Bit Flips	#Patt.	#Bit Flips	#Patt.	#Bit Flips
S ₀	14	19	0	0	122	3'502
S ₁	4	4	0	0	102	1'374
S ₂	14	28	0	0	782	22'339
S ₃	0	0	0	0	3	3
S ₄	4	5	0	0	47	654
S ₅	6	7	0	0	155	4'131
H ₀	0	0	0	0	24	35
M ₀	0	0	0	0	16	23
	5/10 devices		0/10 devices		8/10 devices	

[2] P. Jattke, V. van der Veen, P. Frigo, S. Gunter, and K. Razavi, "BLACKSMITH: Scalable Rowhammering in the Frequency Domain," in *IEEE S&P '22*.

In-DRAM TRR: REF synchronization

- Rowhammer mitigations (**TRR**) act at the **same time as periodic REFs**.



Requirement for doing Rowhammer:



⇒ proper **synchronization with REFs** (C2)

[3] F. de Ridder, P. Frigo, E. Vannacci, H. Bos, C. Giuffrida, and K. Razavi, "SMASH: Synchronized Many-sided Rowhammer Attacks From JavaScript," in *USENIX Security '21*


[4] P. Jattke, V. van der Veen, P. Frigo, S. Gunter, and K. Razavi, "BLACKSMITH: Scalable Rowhammering in the Frequency Domain," in *IEEE S&P '22*.

C2 Adapting timing-based REF synchronization


- We measured the time between REFs.
 ⇒ Synchronization does not work on **Zen 3**.



- Solution:** Continuous, non-repeating refresh synchronization.




C2 Adapting timing-based REF synchronization



C3 Increasing the ACT rate and preserving order

- On average, **ACTs/tREFI** on Z+ (41.9) and Z3 (37.2) are **halved** compared to CL (76.8).



40 ACTs/tREFI gives 36K ACTs with 18 aggs.
 ⇒ too low for many devices

- Systematic testing** of different hammering instruction sequences:

- Cache flushing (e.g., CLFLUSH/CLFLUSHOPT, gathered/scattered)
- Memory barriers (e.g., mfence, lfence, sfence)
- Access types (e.g., load vs store)
- Vector instructions (e.g., vpgatherdd)

Zen 3

Access Type	Flushing Strategy	Fence Type	#Rows						
			1	2	4	8	16	32	256
MOV (load)	gather	mfence	24	49	71	91	100	110	114

Gathered flushes




Scattered flushes



BEST

Evaluation: Best Rowhammer pattern

- Optimizations drastically increased #effective patterns.
- **Higher #bitflips** in 4 cases (Z2) and 5 cases (Z3) compared to Coffee Lake.
- Bit flips on **DIMM H₀** on Z2 where we found none on Coffee Lake.
- We also analyzed the **impact on exploitation**, see our paper for results!



DIMM	PTE [36]			
	Zen 2	Zen 3	Coffee Lake	Zen 2
	#Ex.	Time	#Ex.	Time
S ₀	7	6m 4s	7	2m 55s
S ₁	90	9s	1474	2s
S ₂	641	21s	5326	1s
S ₃	142	9s	61	32s
S ₄	220	28s	3 23m 52s	2658
S ₅	102	6s	625	2s
H ₀	11	53s	-	-

7.2 Effectiveness and Exploitability
 The results of our evaluation are presented in Table 9. We show for each tested platform (AMD Zen 2 and Zen 3, Intel Coffee Lake) and each DDR4 device, the number of effective patterns found ($|P^+|$) and the number of patterns found during fuzzing with the policy (SP_{opt}) that




DIMM	Zen 2		Zen 3		Coffee Lake	
	#Patt.	#Bit Flips	#Patt.	#Bit Flips	#Patt.	#Bit Flips
S ₀	51	6'945	31	17'775	122	6'782
S ₁	26	1'758	25	15'613	102	10'106
S ₂	97	12'893	45	79'306	782	1'708
S ₃	8	2'020	1	667	3	0
S ₄	60	1'183	43	13	47	18'357
S ₅	25	1'911	26	10'741	155	5'860
H ₀	6	182	0	0	0	0
H ₁	0	0	0	0	24	0
M ₀	0	0	0	0	0	0
M ₁	0	0	0	0	16	2

7/10 devices	6/10 devices	8/10 devices
5/10 devices	0/10 devices	

Demo: PTE Attack on AMD Zen 3

Evaluation: ZENHAMMER on DDR5

- Upon the request of reviewers, we extended our evaluation to **Zen 4**.
- We repeated all experiments and tested **10 random DDR5 DIMMs**.

- 4x 
- 1x 
- 5x 

- We found bit flips on **1/10 DIMMs**:
 - **41'995 bit flips** during 256 MiB sweep

Reviewer A: Do you have any early results/thoughts on Zen4 applicability?

Reviewer C: However, the newest microarchitecture that is evaluated is Zen 3 from 2020. Since then, there have been [...] Zen 4 (2022) [...]

Microarch.	Release Date	CPU
Zen 4	September 2022	Ryzen 7 7700X
Zen 3	November 2020	Ryzen 5 5600G
Zen 2	July 2019	Ryzen 5 3600X
Zen+	April 2018	Ryzen 5 2600X

Current AMD Zen-based systems are equally **vulnerable to Rowhammer** as Intel systems.



DRAM addr. mappings
for Zen 2/3/4 incl. offsets.




ZenHammer bit flips

Zen 2: 7/10 DIMMs
Zen 3: 6/10 DIMMs
Zen 4: 1/10 DIMMs

First ever reported
DDR5 bit flips!



Up to 46x more bit flips
on Zen 3 compared to
Coffee Lake.



Exploitation
in the best case (PTE) in just
6s (Zen 2) and 2s (Zen 3).



End-to-end
PTE exploit
on Zen 3.

Check out our paper
for more information!



Are current AMD Zen-based platforms vulnerable to Rowhammer attacks?




Our test systems

Microarchitecture	Release Date	CPU
Zen 3	November 2020	Ryzen 5 5600G
Zen 2	July 2019	Ryzen 5 3600X
Zen+	April 2018	Ryzen 5 2600X


Executive Summary

- Today, every third sold x86 CPU is from AMD
⇒ not reflected in Rowhammer attack research

19x Intel vs. 1x AMD




Are current AMD Zen* platforms vulnerable to Rowhammer?



- We find bit flips on **7/6 DIMMs** on Zen 2/3
- **46x more bit flips** on Zen 3 than on Coffee Lake ⇒ devices are easier exploitable
- First bit flips on one **DDR5 DIMM** on Zen 4




C3 Increasing the ACT rate and preserving order

We designed and evaluated six fence scheduling policies during 6h fuzzing runs on **all devices/platforms**.




Evaluation: Best Rowhammer pattern

- ZenHammer fuzzing in three stages



C3 Increasing the ACT rate and preserving order

- On average, **ACTs/tREFI** on Z+ (41.9) and Z3 (37.2) are **halved** compared to CL (76.8).
 - 40 ACTs/tREFI gives HC of 36K for n=18
⇒ too low for many devices.
- **Systematic testing** of different hammering instruction sequences:
 - Cache flushing R1
(e.g., CLFLUSH vs **CLFLUSHOPT**, gather vs **scatter**) R2
 - Memory barriers
(e.g., mfence, lfence, sfence)
 - Access types R3
(e.g., **load** vs store)
 - Vector instructions
(e.g., vpgatherdd)



Recommendations

O4. Memory loads following a CLFLUSH(OPT) never incur cache hits on Zen 3 but on Zen+/2.

C3 Increasing the ACT rate and preserving order

- We designed six **fence scheduling** policies and evaluated them during 6h fuzzing runs on **all devices/platforms**.

	Policy	Fencing Frequency	Pattern-Aware	Cache-Avoiding	Optimal Policy SP_{OPT}
Stronger ordering ↓	SP_{NONE}	No fences	X	X	
	SP_{BP}	Every base period	✓	X	
	$SP_{BP/2}$	Every half base period	✓	X	
	SP_{PAIR}	Between different aggressor pairs	✓	X	⇒ Zen 2 (75%), Zen 3 (43%)
	SP_{REP}	Between aggressor pair repetitions	✓	✓	
	SP_{FULL}	Every access (<i>Blacksmith default</i>)	X	✓	⇒ Coffee Lake (100%)

Evaluation: Exploitation

4.4 Enabling Exploitation
On our Intel *Coffee Lake* system the bank, bank group, and rank bits all fall within the lower 21 bits, i.e., within a transparent huge page (THP). However, we noticed that the address functions on AMD *Zen 2* and *Zen 3*.

- We simulate attacks using Hammertime: page table flipping (**PTE**;**+PoC**), flip feng shui (**RSA-2048**), sudo binary (**sudo**).
- High number of bit flips **significantly reduces** the time for exploitation and increases the number of exploitable devices.

DIMM	PTE						RSA-2048						sudo					
	Zen 2		Zen3		Coffee Lake		Zen 2		Zen3		Coffee Lake		Zen 2		Zen3		Coffee Lake	
	#Ex.	Time	#Ex.	Time	#Ex.	Time	#Ex.	Time	#Ex.	Time	#Ex.	Time	#Ex.	Time	#Ex.	Time	#Ex.	Time
S ₀	7	6m 4s	7	2m 55s	3	15s	17	2m 47s	37	46s	14	1m 36s	-	-	4	3m 13s	1	23m 49s
S ₁	90	9s	1'474	2s	846	2s	6	2m 2s	27	30s	21	26s	-	-	1	6m 50s	1	1m 20s
S ₂	641	21s	5'326	1s	126	11s	30	2m 16s	170	6s	6	1m 59s	-	-	12	1m 17s	-	-
S ₃	142	9s	61	32s	-	-	7	2m 21s	-	-	-	-	-	-	-	-	-	-
S ₄	220	28s	3	23m 52s	2'658	1s	7	12m 29s	1	23m 52s	53	26s	-	-	-	-	4	5m 16s
S ₅	102	6s	625	2s	330	4s	6	1m 14s	28	33s	11	5s	-	-	2	5m 58s	3	2m 34s
H ₀	11	53s	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Median		21s		17s		4s		2m 19s		33s		1m 5s				4m 36s		3m 55s

Conclusion

- AMD Zen-based systems are equally **vulnerable to Rowhammer** as Intel systems.
- We disclose the secret **DRAM mappings** for AMD Zen-based systems including their address offsets.
- We found bit flips on **7 DIMMs** (Zen 2) and **6 DIMMs** (Zen 3) compared to 8 DIMMs on Intel Coffee Lake.
- We show **46x more** bit flips on Zen 3 than on Coffee Lake ⇒ devices are easier exploitable
- In the best case, we only need **6s** (Zen 2) and **2s** (Zen 3) to mount an attack (PTE).

Check out our paper
for more information!

