SoK: Where's the "up"?! A Comprehensive (bottom-up) Study on the Security of Arm Cortex-M Systems

Xi Tan^{†‡}, Zheyuan Ma^{†‡}, Sandro Pinto^{*}, Le Guan^{*}, Ning Zhang[§], Jun Xu[°], Zhiqiang Lin[¢], Hongxing Hu[†], Ziming Zhao^{†‡} [†]University at Buffalo ^{*}Universidade do Minho ^{*}University of Georgia [§]Washington University in St. Louis [°]University of Utah [°]Ohio State University [‡]CactiLab {xitan, zheyuanm, hongxinh, zimingzh}@buffalo.edu, sandro.pinto@dei.uminho.pt, leguan@uga.edu, zhang.ning@wustl.edu, junxzm@cs.utah.edu, zlin@cse.ohio-state.edu

Cortex-M MCUs



Research Questions

Q1: Hardware

What are the security features, limitations, and issues at the Cortex-M microarchitecture, instruction set architecture (ISA), and beyond?

Q2: Software

What are the security mechanisms and flaws of Cortex-M based software systems?

Q3: Implementation

What are the nature and severity of the publicly disclosed vulnerabilities in the Cortex-M based software systems?

Q4: Research

What defenses for Cortex-M systems have been explored in the literature, and what are their limitations?

Methodology



Firmware Collection





Answer the questions!

Hardware Limitations & Issues (Answers to Q1)

- → Lack of Memory Protection Mechanisms
 - E.g., No MMU/IOMMU, a small number of MPU regions and limited sizes
- ➔ Inherited limitations from Cortex-A
 - E.g., No intrinsic encryption to protect the secure state memory
- → Vendor-Agnostic ISA Issues

 \rightarrow

 E.g., Fast state switch mechanism exploitable for privilege escalation [1]

[1] Ma, Z., Tan, X., Ziarek, L., Zhang, N., Hu, H. and Zhao, Z., 2023, July. Return-to-Non-Secure Vulnerabilities on ARM Cortex-M TrustZone: Attack and Defense. In 2023 60th ACM/IEEE Design Automation Conference (DAC) (pp. 1-6). IEEE.

Our Discovery: ret2ns Attacks

Appeared at Design Automation Conferences (**DAC**) 2023 [1]

Open-Source: https://github.com/CactiLab/ret2 ns-Cortex-M-TrustZone

Streamlined TrustZone design on Cortex-M introduces **new** attack surfaces: Return-to-Non-Secure Vulnerabilities (ret2ns)



[1] Ma, Z., Tan, X., Ziarek, L., Zhang, N., Hu, H. and Zhao, Z., 2023, July. Return-to-Non-Secure Vulnerabilities on ARM Cortex-M TrustZone: Attack and Defense. In 2023 60th ACM/IEEE Design Automation Conference (DAC) (pp. 1-6). IEEE.



Despite the research progress towards more secure architectures (**c**, **d**, **and e**) for Cortex-M systems, a large number of the real-world firmware (99.44%) in our dataset are simply **bare-metal systems and unikernels (a)**,

while 0.56% of the firmware in our dataset fall into monolithic kernels (b).

| Empirical Analysis of Security Features Adopted in Real-world Firmware | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--|---|---|--|--|---|---|---|--|---|--|---|--|---|--|--|---|---|---|--|--|---|--|---|---|
| | No (Firm) | rdic XRa | y) | (N | Other Jordic | | TI | | | | Tel | ink | 6 | | Dia | log | g | N | NXP | C | ypress | | ST |] | Total |
| | #F | | #D | | #F | | #F | #D |) | #F | | | #D | | #F | | #D | | #F | | #F | | #F | | #F |
| 17 | 2.21% | 9 | 1.75% | 15 | 2.17% | | - | - | | - | | | - | | - | 2 | - | | - | | - | | - | 32 | 1.78% |
| 8 | 1.04% | 5 | 0.97% | 2 | 0.29% | 0 | 0% | 0.09 | 70 | 0 0 | % | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 10 | 0.56% |
| 753 | 98.04% | 500 | 97.47% | 690 | 100% | 2 | 9.09% | 1 59 | 76 1 | 7 8.8 | 5% | 17 | 14.17% | 0 | 0% | 0 | 0% | 0 | 0% | 2 | 2.99% | 2 | 50% | 1,466 | 81.58% |
| 49 | 6.38% | 34 | 6.63% | 82 | 11.88% | 0 | 0% | 0.09 | 70 | 0 0 | % | 0 | 0% | 3 | 5.66% | 1 | 2.78% | 0 | 0% | 0 | 0% | 0 | 0% | 134 | 7.46% |
| 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0.09 | 70 | 0 0 | % | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% |
| 59 | 96.72% | 4 | 80% | 9 | 32.14% | | - | - | | - | | | - | | - | | - | | - | | - | | - | 68 | 76.40% |
| 0 | 0% | 0 | 0% | 4 | 0.58% | 0 | 0% | 0.09 | 70 | 0 09 | % | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 100% | 0 | 0% | 0 | 0% | 5 | 0.28% |
| 19 | 2.47% | 17 | 3.31% | 0 | 0% | | - | - | | - | | | - | | - | | - | | - | | - | | - | 19 | 1.10% |
| 0 | 0% | 0 | 0% | 1 | 0.14% | 0 | 0% | 0.09 | 70 | 0 09 | % | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 0.06% |
| 30 | 36.59% | 16 | 27.12% | 68 | 40% | | - | - | | - | | | - | 0 | 0% | 0 | 0% | | - | | - | | - | 98 | 34.88% |
|) | E 17 8 753 49 0 59 0 19 0 30 | Empiric No (Firm) #F 17 2.21% 8 1.04% 753 98.04% 49 6.38% 0 0% 59 96.72% 0 0% 19 2.47% 0 0% 30 36.59% | Empirical Nordic (FirmXRa #F 17 2.21% 9 8 1.04% 5 753 98.04% 500 49 6.38% 34 0 0% 0 59 96.72% 4 0 0% 0 19 2.47% 17 0 0% 0 30 36.59% 16 | Empirical Analys Nordic (FirmXRay) #F #D 17 2.21% 9 1.75% 8 1.04% 5 0.97% 753 98.04% 500 97.47% 49 6.38% 34 6.63% 0 0% 0 0% 59 96.72% 4 80% 0 0% 0 0% 19 2.47% 17 3.31% 0 0% 0 0% 30 36.59% 16 27.12% | Empirical Analysis Nordic O $(FirmXRay)$ N $\#F$ $\#D$ 17 2.21% 9 1.75% 15 8 1.04% 5 0.97% 2 753 98.04% 500 97.47% 690 49 6.38% 34 6.63% 82 0 0% 0 0% 0 59 96.72% 4 80% 9 0 0% 0 0% 4 19 2.47% 17 3.31% 0 0 0% 0 0% 1 30 36.59% 16 27.12% 68 | Empirical Analysis of Sec Nordic $(Firm X Ray)$ Other $\#F$ $\#D$ $\#F$ 17 2.21% 9 1.75% 15 2.17% 8 1.04% 5 0.97% 2 0.29% 753 98.04% 500 97.47% 690 100% 49 6.38% 34 6.63% 82 11.88% 0 0% 0 0% 0 0% 59 96.72% 4 80% 9 32.14% 0 0% 0 0% 0 0% 19 2.47% 17 3.31% 0 0% 0 0% 0 0% 1 0.14% 0 36 36.59% 16 27.12% 68 40% | Empirical Analysis of Secur Nordic Other Nordic #F #D #F 17 2.21% 9 1.75% 15 2.17% 8 1.04% 5 0.97% 2 0.29% 0 753 98.04% 500 97.47% 690 100% 2 49 6.38% 34 6.63% 82 11.88% 0 0 0% 0 0% 0 0% 0 59 96.72% 4 80% 9 32.14% 0 0 0% 0 0% 0 0% 0 19 2.47% 17 3.31% 0 0% 0 0% 0 0% 1 0.14% 0 30 36.59% 16 27.12% 68 40% 1 | Empirical Analysis of Security FNordicOther NordicTI $\#F$ $\#D$ $\#F$ $\#F$ 172.21%91.75%152.17%81.04%50.97%20.29%075398.04%50097.47%690100%29.09%496.38%346.63%8211.88%00%00%00%00%00%192.47%173.31%00%-00%00%10.14%00%03036.59%1627.12%6840%- | Empirical Analysis of Security Feat Nordic Other TI $\#F$ $\#D$ $\#F$ $\#F$ $\#D$ 17 2.21% 9 1.75% 15 2.17% - - 8 1.04% 5 0.97% 2 0.29% 0 0% 0 0 753 98.04% 500 97.47% 690 100% 2 9.09% 15 5 49 6.38% 34 6.63% 82 11.88% 0 0% 0 0 0 0% 0 0% 9 32.14% - - - 0 0% 0 0% 4 0.58% 0 0% 0 0 19 2.47% 17 3.31% 0 0% - - - 0 0% 0 0% 1 0.14% 0 0% 0 0 30 36.59%< | Empirical Analysis of Security Feature Nordic Other TI #F #D #F #F #D 17 2.21% 9 1.75% 15 2.17% - - 8 1.04% 5 0.97% 2 0.29% 0 0% 0 0% 753 98.04% 500 97.47% 690 100% 2 9.09% 1 5% 1 49 6.38% 34 6.63% 82 11.88% 0 0% 0 0% 0 0% <td>Empirical Analysis of Security Features A Nordic Other TI $\#F$ $\#D$ $\#F$ $\#F$ $\#D$ $\#F$ 17 2.21% 9 1.75% 15 2.17% -<td>Empirical Analysis of Security Features AdoNordicOther NordicTITel#F#D#F#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%75398.04%50097.47%690100%29.09%15%178.85%496.38%346.63%8211.88%00%00%00%00%00%00%00%00%00%00%192.47%173.31%00%</td><td>Empirical Analysis of Security Features Adopted Nordic Nordic TI Telink $(FirmXRay)$ $Nordic$ TI Telink $\#F$ $\#D$ $\#F$ $\#F$ $\#D$ $\#F$ $\#D$ $\#F$ $\#D$ $\#F$ mD $\#F$ mD mF mD mF mD mF mD mF mD mF mD mF mE mD mF mE mE</td><td>Empirical Analysis of Security Features Adopted in I Nordic TI Telink #F #D #F #F #D #F #F #D #D</td><td>Empirical Analysis of Security Features Adopted in Reference Nordic TI Telink #F #D #F #F #D #D<td>Empirical Analysis of Security Features Adopted in Real-w Nordic Other TI Telink Dia #F #D #F #F #D #F #D #F Dia 17 2.21% 9 1.75% 15 2.17% -</td><td>Empirical Analysis of Security Features Adopted in Real-word Nordic Other TI Telink Dialog #F #D #F #F #D #F #D #F Dialog 17 2.21% 9 1.75% 15 2.17% -<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Fine NordicNordicTITelinkDialog#F#D#F#F#D#F#D172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%75398.04%50097.47%690100%29.09%15%1714.17%00%00%496.38%346.63%8211.88%00%00%00%00%00%00%5996.72%480%932.14%00%00%00%00%00%00%00%00%192.47%173.31%00%00%00%00%00%00%00%00%00%00%00%173.31%00%</td><td>Empirical Analysis of Security Features Adopted in Real-world Firm NordicNordicTITelinkDialogN#F#D#F#F#D#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%075398.04%50097.47%690100%29.09%15%178.85%1714.17%00%00%0496.38%346.63%8211.88%00%0<</td><td>Empirical Analysis of Security Features Adopted in Real-world FirmwarNordicTITelinkDialogNXP#F#D#F#F#D#F#D#FMXP172.21%91.75%152.17%81.04%50.97%20.29%00%<</td><td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordicTITelinkDialogNXPC#F#D#F#F#D#F#D#F#D#FC172.21%91.75%152.17%81.04%50.97%20.29%00%<t< td=""><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #F #F #F #F #F #D #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td></td></td></t<></td></td></td></td> | Empirical Analysis of Security Features A Nordic Other TI $\#F$ $\#D$ $\#F$ $\#F$ $\#D$ $\#F$ 17 2.21% 9 1.75% 15 2.17% - <td>Empirical Analysis of Security Features AdoNordicOther NordicTITel#F#D#F#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%75398.04%50097.47%690100%29.09%15%178.85%496.38%346.63%8211.88%00%00%00%00%00%00%00%00%00%00%192.47%173.31%00%</td> <td>Empirical Analysis of Security Features Adopted Nordic Nordic TI Telink $(FirmXRay)$ $Nordic$ TI Telink $\#F$ $\#D$ $\#F$ $\#F$ $\#D$ $\#F$ $\#D$ $\#F$ $\#D$ $\#F$ mD $\#F$ mD mF mD mF mD mF mD mF mD mF mD mF mE mD mF mE mE</td> <td>Empirical Analysis of Security Features Adopted in I Nordic TI Telink #F #D #F #F #D #F #F #D #D</td> <td>Empirical Analysis of Security Features Adopted in Reference Nordic TI Telink #F #D #F #F #D #D<td>Empirical Analysis of Security Features Adopted in Real-w Nordic Other TI Telink Dia #F #D #F #F #D #F #D #F Dia 17 2.21% 9 1.75% 15 2.17% -</td><td>Empirical Analysis of Security Features Adopted in Real-word Nordic Other TI Telink Dialog #F #D #F #F #D #F #D #F Dialog 17 2.21% 9 1.75% 15 2.17% -<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Fine NordicNordicTITelinkDialog#F#D#F#F#D#F#D172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%75398.04%50097.47%690100%29.09%15%1714.17%00%00%496.38%346.63%8211.88%00%00%00%00%00%00%5996.72%480%932.14%00%00%00%00%00%00%00%00%192.47%173.31%00%00%00%00%00%00%00%00%00%00%00%173.31%00%</td><td>Empirical Analysis of Security Features Adopted in Real-world Firm NordicNordicTITelinkDialogN#F#D#F#F#D#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%075398.04%50097.47%690100%29.09%15%178.85%1714.17%00%00%0496.38%346.63%8211.88%00%0<</td><td>Empirical Analysis of Security Features Adopted in Real-world FirmwarNordicTITelinkDialogNXP#F#D#F#F#D#F#D#FMXP172.21%91.75%152.17%81.04%50.97%20.29%00%<</td><td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordicTITelinkDialogNXPC#F#D#F#F#D#F#D#F#D#FC172.21%91.75%152.17%81.04%50.97%20.29%00%<t< td=""><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #F #F #F #F #F #D #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td></td></td></t<></td></td></td> | Empirical Analysis of Security Features AdoNordicOther NordicTITel#F#D#F#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%75398.04%50097.47%690100%29.09%15%178.85%496.38%346.63%8211.88%00%00%00%00%00%00%00%00%00%00%192.47%173.31%00% | Empirical Analysis of Security Features Adopted Nordic Nordic TI Telink $(FirmXRay)$ $Nordic$ TI Telink $\#F$ $\#D$ $\#F$ $\#F$ $\#D$ $\#F$ $\#D$ $\#F$ $\#D$ $\#F$ mD $\#F$ mD mF mD mF mD mF mD mF mD mF mD mF mE mD mF mE | Empirical Analysis of Security Features Adopted in I Nordic TI Telink #F #D #F #F #D #F #F #D #D | Empirical Analysis of Security Features Adopted in Reference Nordic TI Telink #F #D #F #F #D #D <td>Empirical Analysis of Security Features Adopted in Real-w Nordic Other TI Telink Dia #F #D #F #F #D #F #D #F Dia 17 2.21% 9 1.75% 15 2.17% -</td> <td>Empirical Analysis of Security Features Adopted in Real-word Nordic Other TI Telink Dialog #F #D #F #F #D #F #D #F Dialog 17 2.21% 9 1.75% 15 2.17% -<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Fine NordicNordicTITelinkDialog#F#D#F#F#D#F#D172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%75398.04%50097.47%690100%29.09%15%1714.17%00%00%496.38%346.63%8211.88%00%00%00%00%00%00%5996.72%480%932.14%00%00%00%00%00%00%00%00%192.47%173.31%00%00%00%00%00%00%00%00%00%00%00%173.31%00%</td><td>Empirical Analysis of Security Features Adopted in Real-world Firm NordicNordicTITelinkDialogN#F#D#F#F#D#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%075398.04%50097.47%690100%29.09%15%178.85%1714.17%00%00%0496.38%346.63%8211.88%00%0<</td><td>Empirical Analysis of Security Features Adopted in Real-world FirmwarNordicTITelinkDialogNXP#F#D#F#F#D#F#D#FMXP172.21%91.75%152.17%81.04%50.97%20.29%00%<</td><td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordicTITelinkDialogNXPC#F#D#F#F#D#F#D#F#D#FC172.21%91.75%152.17%81.04%50.97%20.29%00%<t< td=""><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #F #F #F #F #F #D #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td></td></td></t<></td></td> | Empirical Analysis of Security Features Adopted in Real-w Nordic Other TI Telink Dia #F #D #F #F #D #F #D #F Dia 17 2.21% 9 1.75% 15 2.17% - | Empirical Analysis of Security Features Adopted in Real-word Nordic Other TI Telink Dialog #F #D #F #F #D #F #D #F Dialog 17 2.21% 9 1.75% 15 2.17% - </td <td>Empirical Analysis of Security Features Adopted in Real-world Fine NordicNordicTITelinkDialog#F#D#F#F#D#F#D172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%75398.04%50097.47%690100%29.09%15%1714.17%00%00%496.38%346.63%8211.88%00%00%00%00%00%00%5996.72%480%932.14%00%00%00%00%00%00%00%00%192.47%173.31%00%00%00%00%00%00%00%00%00%00%00%173.31%00%</td> <td>Empirical Analysis of Security Features Adopted in Real-world Firm NordicNordicTITelinkDialogN#F#D#F#F#D#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%075398.04%50097.47%690100%29.09%15%178.85%1714.17%00%00%0496.38%346.63%8211.88%00%0<</td> <td>Empirical Analysis of Security Features Adopted in Real-world FirmwarNordicTITelinkDialogNXP#F#D#F#F#D#F#D#FMXP172.21%91.75%152.17%81.04%50.97%20.29%00%<</td> <td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordicTITelinkDialogNXPC#F#D#F#F#D#F#D#F#D#FC172.21%91.75%152.17%81.04%50.97%20.29%00%<t< td=""><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #F #F #F #F #F #D #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td></td></td></t<></td> | Empirical Analysis of Security Features Adopted in Real-world Fine NordicNordicTITelinkDialog#F#D#F#F#D#F#D172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%75398.04%50097.47%690100%29.09%15%1714.17%00%00%496.38%346.63%8211.88%00%00%00%00%00%00%5996.72%480%932.14%00%00%00%00%00%00%00%00%192.47%173.31%00%00%00%00%00%00%00%00%00%00%00%173.31%00% | Empirical Analysis of Security Features Adopted in Real-world Firm NordicNordicTITelinkDialogN#F#D#F#F#D#F#D#F172.21%91.75%152.17%81.04%50.97%20.29%00%00%00%00%00%075398.04%50097.47%690100%29.09%15%178.85%1714.17%00%00%0496.38%346.63%8211.88%00%0< | Empirical Analysis of Security Features Adopted in Real-world FirmwarNordicTITelinkDialogNXP#F#D#F#F#D#F#D#FMXP172.21%91.75%152.17%81.04%50.97%20.29%00%< | Empirical Analysis of Security Features Adopted in Real-world FirmwareNordicTITelinkDialogNXPC#F#D#F#F#D#F#D#F#D#FC172.21%91.75%152.17%81.04%50.97%20.29%00% <t< td=""><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #F #F #F #F #F #D #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td></td></td></t<> | Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #F #F #F #F #F #D #F #D #F #F <td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F<td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td></td> | Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Telink Dialog NXP Cypress #F #D #F #F #D #F #F #D #F #D #F #F #D #F #D #F #F #F #F #D #F #D #F #D #F #F #F #F #F #F #D #F #F <td>Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0<!--</td--><td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td></td> | Empirical Analysis of Security Features Adopted in Real-world FirmwareNordic (FirmXRay)Other NordicTITelinkDialogNXPCypressST#F#D#F#F#D#F#D#F#D#F#D#F#F172.21%91.75%152.17%81.04%50.97%20.29%00%0 </td <td>Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0</td> | Empirical Analysis of Security Features Adopted in Real-world Firmware Nordic TI Real-world Firmware NXP Cypress ST T #F #D #F #F #D #F #F #F #F 17 2.21% 9 1.75% 15 2.17% - - - - - - - - - - 32 8 1.04% 5 0.97% 2 0.29% 0 0% 0 |

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

| Empirical Analysis of Security Features Adopted in Real-world Firmware | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-----|--------------|-------------|--------|-----|-----------------|---|-------|------|-----|---------|------|----------|-----|-------|-----|-------|---|------|---|--------|------|----|-------|--------|
| Hardware Vendor | | No (Firm) | rdic XRa | ıy) | N | Other Iordic | | T | [| | I | elin | ık | | Dia | alo | g | 1 | NXP | C | ypress | S | Г | Т | otal |
| Security Feature | | #F | | #D | | #F | | #F | #D | | #F | | #D | | #F | | #D | | #F | | #F | #] | F | ŝ | #F |
| Readback Protection (107) | 17 | 2.21% | 9 | 1.75% | 15 | 2.17% | | - | - | | - | | - | | - | | - | | - | | - | - | | 32 | 1.78% |
| Privilege Separation (I08) | 8 | 1.04% | 5 | 0.97% | 2 | 0.29% | 0 | 0% | 0 0% | 6 (|) 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0 |)% | 10 | 0.56% |
| SVC for Library Call (109) | 753 | 98.04% | 500 | 97.47% | 690 | 100% | 2 | 9.09% | 1 5% | 6 1 | 7 8.859 | 6 11 | 7 14.17% | 0 | 0% | 0 | 0% | 0 | 0% | 2 | 2.99% | 2 50 | 0% | 1,466 | 81.58% |
| Stack Separation (I10) | 49 | 6.38% | 34 | 6.63% | 82 | 11.88% | 0 | 0% | 0 0% | 6 (|) 0% | 0 | 0% | 3 : | 5.66% | 1 | 2.78% | 0 | 0% | 0 | 0% | 0 0 | | 134 | 7.46% |
| Stack Limit Register Usage (I10) | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0% | 6 (|) 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0 |)% | 0 | 0% |
| Task Stack Ovf. Guard* (110) | 59 | 96.72% | 4 | 80% | 9 | 32.14% | | - | - | | - | | - | | - | | - | | - | | - | - | | 68 | 76.40% |
| Memory Access Control (MPU) (I12) | 0 | 0% | 0 | 0% | 4 | 0.58% | 0 | 0% | 0 0% | 6 (|) 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 100% | 0 | 0% | 0 0 | | 5 | 0.28% |
| Memory Access Control (sMPU) (112) | 19 | 2.47% | 17 | 3.31% | 0 | 0% | | - | - | | - | | - | | - | | - | | - | | - | - | | 19 | 1.10% |
| Stack Canaries (I13) | 0 | 0% | 0 | 0% | 1 | 0.14% | 0 | 0% | 0 0% | 6 (|) 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0 | | 1 | 0.06% |
| Proper Instruction Sync. Barriers† (114) | 30 | 36.59% | 16 | 27.12% | 68 | 40% | | - | | | - | | - | 0 | 0% | 0 | 0% | | - | | - | - | | 98 | 34.88% |

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

Privilege separation is seldom used

Do we really need privilege separation?

| | E | mpiric | cal | Analys | S1S | of Sec | ur | ity F | eati | ire | s Add | opt | ed in | Re | al-w | 01 | rld Fi | ITI | nwa | re | | | | | |
|--|-----|-------------|-------------|--------|-----|-----------------|----|-------|------|-----|---------|------|--------|----|-------|-----|--------|-----|------|----|--------|------|-----|-------|--------|
| Hardware Vendor | | No (Firm | rdic XRa | y) | N N | Other Jordic | | TI | | | Te | elin | k | | Dia | alo | g | | NXP | C | ypress | 5 | ST | Г | otal |
| Security Feature | | #F | | #D | | #F | | #F | #D | | #F | | #D | | #F | | #D | | #F | | #F | # | ŧF | | #F |
| Readback Protection (107) | 17 | 2.21% | 9 | 1.75% | 15 | 2.17% | | - | - | | - | | - | | - | | - | | - | T | - | | - | 32 | 1.78% |
| Privilege Separation (108) | 8 | 1.04% | 5 | 0.97% | 2 | 0.29% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | | 10 | 0.56% |
| SVC for Library Call (109) | 753 | 98.04% | 500 | 97.47% | 690 | 100% | 2 | 9.09% | 1 5% | 61 | 7 8.85% | 17 | 14.17% | 0 | 0% | 0 | 0% | 0 | 0% | 12 | 2.99% | 12 5 | 50% | 1,466 | 81.58% |
| Stack Separation (I10) | 49 | 6.38% | 34 | 6.63% | 82 | 11.88% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 3 | 5.66% | 1 | 2.78% | 0 | 0% | 0 | 0% | 0 | | 134 | 7.46% |
| Stack Limit Register Usage (I10) | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% |
| Task Stack Ovf. Guard* (110) | 59 | 96.72% | 4 | 80% | 9 | 32.14% | | - | - | | - | | - | | - | | - | | - | | - | | - | 68 | 76.40% |
| Memory Access Control (MPU) (I12) | 0 | 0% | 0 | 0% | 4 | 0.58% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 100% | 0 | 0% | 0 | 0% | 5 | 0.28% |
| Memory Access Control (sMPU) (112) | 19 | 2.47% | 17 | 3.31% | 0 | 0% | | - | - | | - | | - | | - | | - | | - | | - | | - | 19 | 1.10% |
| Stack Canaries (I13) | 0 | 0% | 0 | 0% | 1 | 0.14% | 0 | 0% | 0.0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 0.06% |
| Proper Instruction Sync. Barriers† (114) | 30 | 36.59% | 16 | 27.12% | 68 | 40% | | - | | | - | | - | 0 | 0% | 0 | 0% | | - | | - | | - | 98 | 34.88% |

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

Supervisor call (SVC) is used for library call, not privilege elevation

| | E | mpiric | | Analys | S1S | of Sec | ur | ity F | eatu | ire | s Add | opt | ted in I | Ke | al-w | 01 | rld Fi | rn | nwa | re | | | | | |
|--|-----|-------------|-------------|--------|-----|-----------------|----|-------|------|-------|---------|------|----------------|----|-------|-----|--------|----|------|----|--------|-----|----|-------|--------|
| Hardware Vendor | | No (Firm | rdic XRa | y) | N N | Other Iordic | | TI | [| | Te | elin | k | | Dia | alo | g | I | NXP | C | ypress | s | T | I | Total |
| Security Feature | | #F | | #D | | #F | | #F | #D | | #F | | #D | | #F | | #D | | #F | | #F | # | F | | #F |
| Readback Protection (107) | 17 | 2.21% | 9 | 1.75% | 15 | 2.17% | | - | - | | - | | - | | - | | - | | - | | - | | - | 32 | 1.78% |
| Privilege Separation (108) | 8 | 1.04% | 5 | 0.97% | 2 | 0.29% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 (| 0% | 10 | 0.56% |
| SVC for Library Call (109) | 753 | 98.04% | 500 | 97.47% | 690 | 100% | 2 | 9.09% | 1 5% | 6 1 | 7 8.85% | 17 | 14.17% | 0 | 0% | 0 | 0% | 0 | 0% | 2 | 2.99% | 2 5 | | 1,466 | 81.58% |
| Stack Separation (I10) | 49 | 6.38% | 34 | 6.63% | 82 | 11.88% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 3 | 5.66% | 1 | 2.78% | 0 | 0% | 0 | 0% | 0 (| | 134 | 7.46% |
| Stack Limit Register Usage (I10) | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 (| 0% | 0 | 0% |
| Task Stack Ovf. Guard* (I10) | 59 | 96.72% | 4 | 80% | 9 | 32.14% | | - | | | - | | 3. | | - | | - | | | | - | | - | 68 | 76.40% |
| Memory Access Control (MPU) (I12) | 0 | 0% | 0 | 0% | 4 | 0.58% | 0 | 0% | 0 0% | 6 C | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 100% | 0 | 0% | 0 (| 0% | 5 | 0.28% |
| Memory Access Control (sMPU) (I12) | 19 | 2.47% | 17 | 3.31% | 0 | 0% | | - | - | | - | | - | | - | | - | | - | | - | | - | 19 | 1.10% |
| Stack Canaries (I13) | 0 | 0% | 0 | 0% | 1 | 0.14% | 0 | 0% | 0 0% | 6 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 (| 0% | 1 | 0.06% |
| Proper Instruction Sync. Barriers† (114) | 30 | 36.59% | 16 | 27.12% | 68 | 40% | | - | - | | - | | - | 0 | 0% | 0 | 0% | | - | | | | | 98 | 34.88% |

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

No or weak memory access control; **executable stack** vendor-specific implementation of MPU (**sMPU**)

| Empirical Analysis of Security realules Adopted in Real-world Filmwate | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-----|---------------|-------------|--------|-----|-----------------|---|-------|------|----|-------|------|--------|---|-------|-----|-------|---|------|---|--------|---|-----|-------|---------|
| Hardware Vendor | | Nor (Firm) | rdic XRa | y) | | Other Jordic | | TI | | | Te | link | ĸ | | Dia | log | B | 1 | NXP | C | ypress | | ST | , | Fotal |
| Security Feature | | #F | | #D | | #F | | #F | #D | | #F | | #D | | #F | | #D | | #F | | #F | | #F | | #F |
| Readback Protection (107) | 17 | 2.21% | 9 | 1.75% | 15 | 2.17% | | - | - | 1 | - | | - | | - | | - | | - | T | - | | - | 32 | 1.78% |
| Privilege Separation (108) | 8 | 1.04% | 5 | 0.97% | 2 | 0.29% | 0 | 0% | 0 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 10 | 0.56% |
| SVC for Library Call (109) | 753 | 98.04% | 500 | 97.47% | 690 | 100% | 2 | 9.09% | 1 5% | 17 | 8.85% | 17 | 14.17% | 0 | 0% | 0 | 0% | 0 | 0% | 2 | 2.99% | 2 | 50% | 1,460 | 581.58% |
| Stack Separation (I10) | 49 | 6.38% | 34 | 6.63% | 82 | 11.88% | 0 | 0% | 0 0% | 0 | 0% | 0 | 0% | 3 | 5.66% | 1 | 2.78% | 0 | 0% | 0 | 0% | 0 | 0% | 134 | 7.46% |
| Stack Limit Register Usage (I10) | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% |
| Task Stack Ovf. Guard* (I10) | 59 | 96.72% | 4 | 80% | 9 | 32.14% | | - | - | | - | | - | | 70 | | - | | | | - | | - | 68 | 76.40% |
| Memory Access Control (MPU) (I12) | 0 | 0% | 0 | 0% | 4 | 0.58% | 0 | 0% | 0 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 100% | 0 | 0% | 0 | 0% | 5 | 0.28% |
| Memory Access Control (sMPU) (112) | 19 | 2.47% | 17 | 3.31% | 0 | 0% | | - | - | | - | | - | | - | | - | | - | | - | | - | 19 | 1.10% |
| Stack Canaries (I13) | 0 | 0% | 0 | 0% | 1 | 0.14% | 0 | 0% | 0 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 0 | 0% | 1 | 0.06% |
| Proper Instruction Sync. Barriers† (114) | 30 | 36.59% | 16 | 27.12% | 68 | 40% | | - | - | | - | | - | 0 | 0% | 0 | 0% | | - | | - | | - | 98 | 34.88% |

Empirical Analysis of Security Features Adopted in Real-world Firmware

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

Stack canaries used to be effective and low cost on modern computers, while it is **rarely** shown on Cortex-M firmware [1]

[1] Tan, X., Mohan, S., Armanuzzaman, M., Ma, Z., Liu, G., Eastman, A., Hu, H. and Zhao, Z., 2024, April. Is the Canary Dead? On the Effectiveness of Stack Canaries on Microcontroller Systems. In Proceedings of the 39th ACM/SIGAPP Symposium on Applied Computing (pp. 1350-1357).

Insights

The real-world firmware samples in our dataset **barely** use the security features of Cortex-M.

They largely **lack** the security mitigations that are widely deployed on modern systems.

Some software- and compiler-based mitigations, e.g., stack canaries, are less effective on MCU-based systems and should be **redesigned**.



Distribution of Cortex-M software CVEs in different classes

| Bug Class | Functions | Affected HW Vendors' SDKs | Affected RTOSs / TLS libs | # | Bugs |
|------------|-------------------------|---|--|-----|--------|
| | Communication | NXP (2), Microchip (5), ST (1), TI (9), Cypress (10), Silicon Libs (8), Nordic (3) | FreeRTOS (11), RIOT-OS (24), Mbed OS (7), Zephyr (32), Contiki-ng (39), Mbed TLS (14), wolfSSL (28) | 193 | 57.78% |
| | Device Driver | TF-M (1), NXP (4), ST (7) | Zephyr (8), Azure (5) | 25 | 7.48% |
| Validation | Memory Allocation | NXP (1) | FreeRTOS (2), RIOT-OS (2), Mbed OS (2), CMSIS RTOS2 (1), Zephyr (2) | 10 | 2.99% |
| | Context Switch | TF-M (2) | FreeRTOS(1), Zephyr (3) | 6 | 1.79% |
| | Others | Silicon Labs(5), NXP (2), Microchip (1) | Contiki-ng (1), Zephy (10), Azure (9) | 28 | 6.59% |
| Functional | Protocol Implementation | TI (1), Cypress (2), Silicon Labs (2) | FreeRTOS (3), RIOT-OS (4), Zephyr (13), Mbed OS (1), Mbed TLS (3), wolfSSL (9) | 38 | 11.38% |
| Functional | Memory Access Control | TF-M (1), NXP (1), ST (1) | FreeRTOS (2), Zephyr (4), Contiki-ng (1) | 10 | 2.99% |
| | Cryptography Primitive | TF-M (2), Microchip (1), ST (1) | Mbed TLS (4), wolfSSL (4) | 12 | 3.59% |
| Extrinsic | Software Side-Channel | ST (1) | Mbed TLS (8), wolfSSL (5) | 14 | 4.19% |

Distribution of Cortex-M software CVEs in different classes

| Bug Class | Functions | Affected HW Vendors' SDKs | Affected RTOSs / TLS libs | # | Bugs |
|------------|-------------------------|---|--|-----|--------|
| | Communication | NXP (2), Microchip (5), ST (1), TI (9), Cypress (10), Silicon Libs (8), Nordic (3) | FreeRTOS (11), RIOT-OS (24), Mbed OS (7), Zephyr (32), Contiki-ng (39), Mbed TLS (14), wolfSSL (28) | 193 | 57.78% |
| | Device Driver | TF-M (1), NXP (4), ST (7) | Zephyr (8), Azure (5) | 25 | 7.48% |
| Validation | Memory Allocation | NXP (1) | FreeRTOS (2), RIOT-OS (2), Mbed OS (2), CMSIS RTOS2 (1), Zephyr (2) | 10 | 2.99% |
| | Context Switch | TF-M (2) | FreeRTOS(1), Zephyr (3) | 6 | 1.79% |
| | Others | Silicon Labs(5), NXP (2), Microchip (1) | Contiki-ng (1), Zephy (10), Azure (9) | 28 | 6.59% |
| Functional | Protocol Implementation | TI (1), Cypress (2), Silicon Labs (2) | FreeRTOS (3), RIOT-OS (4), Zephyr (13), Mbed OS (1), Mbed TLS (3), wolfSSL (9) | 38 | 11.38% |
| Functional | Memory Access Control | TF-M (1), NXP (1), ST (1) | FreeRTOS (2), Zephyr (4), Contiki-ng (1) | 10 | 2.99% |
| | Cryptography Primitive | TF-M (2), Microchip (1), ST (1) | Mbed TLS (4), wolfSSL (4) | 12 | 3.59% |
| Extrinsic | Software Side-Channel | ST (1) | Mbed TLS (8), wolfSSL (5) | 14 | 4.19% |

Validation bugs refer to bugs that mishandle or improperly validate input and output data.
 Examples are out-of-bounds read and write and improper parameter validation.

□ 76.63% of all collected bugs belong to this category.

Distribution of Cortex-M software CVEs in different classes

| Bug Class | Functions | Affected HW Vendors' SDKs | Affected RTOSs / TLS libs | # | Bugs |
|------------|-------------------------|---|--|-----|--------|
| | Communication | NXP (2), Microchip (5), ST (1), TI (9), Cypress (10), Silicon Libs (8), Nordic (3) | FreeRTOS (11), RIOT-OS (24), Mbed OS (7), Zephyr (32), Contiki-ng (39), Mbed TLS (14), wolfSSL (28) | 193 | 57.78% |
| | Device Driver | TF-M (1), NXP (4), ST (7) | Zephyr (8), Azure (5) | 25 | 7.48% |
| Validation | Memory Allocation | NXP (1) | FreeRTOS (2), RIOT-OS (2), Mbed OS (2), CMSIS RTOS2 (1), Zephyr (2) | 10 | 2.99% |
| | Context Switch | TF-M (2) | FreeRTOS(1), Zephyr (3) | 6 | 1.79% |
| | Others | Silicon Labs(5), NXP (2), Microchip (1) | Contiki-ng (1), Zephy (10), Azure (9) | 28 | 6.59% |
| F 1 | Protocol Implementation | TI (1), Cypress (2), Silicon Labs (2) | FreeRTOS (3), RIOT-OS (4), Zephyr (13), Mbed OS (1), Mbed TLS (3), wolfSSL (9) | 38 | 11.38% |
| Functional | Memory Access Control | TF-M (1), NXP (1), ST (1) | FreeRTOS (2), Zephyr (4), Contiki-ng (1) | 10 | 2.99% |
| | Cryptography Primitive | TF-M (2), Microchip (1), ST (1) | Mbed TLS (4), wolfSSL (4) | 12 | 3.59% |
| Extrinsic | Software Side-Channel | ST (1) | Mbed TLS (8), wolfSSL (5) | 14 | 4.19% |

Validation bugs refer to bugs that mishandle or improperly validate input and output data. Examples are out-of-bounds read and write and improper parameter validation.

- □ 76.63% of all collected bugs belong to this category.
- Protocols (communication validation & implementation) introduce over a half of vulnerabilities

Insights

Most Cortex-M based production systems are written in **memory-unsafe** languages, e.g., C, and they suffer from memory corruption vulnerabilities.

Microcontroller developers may **not realize** the absence of features like an MMU can pose greater risks than microprocessors.

Without privilege separation, **any** bug can be critical and compromise the entire system.



Can those limitations and issues be addressed?

!Security Research!

- D01. Mitigating micro. attacks
- D02. Secure cross-state communication
- **D03**. Privilege separation
- D04. Compartmentalization
- **D05**. Virtualization
- D06. Multi-world systems
- D07. Stack and return address integrity
- D08. Forward-edge CFI
- D09. Compiler-based software diversity
- **D10. ASLR**
- D11. Formal verification
- D12. Software-based XOM
- **D13**. Secure multiprogramming with ...
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20. Vulnerability discovery



L01. No memory virtualization
L02. No IOMMU
L03. A small number of MPU ...
L04. A small number of secure ...
L05. No intrinsic encryption to ...
L06. Lack of intrinsic support for ...
L07. Lack of hardware-based RA ...

Hardware Limitations

Hardware Issues

Software Architectural Issues

Software Implementation Issues

I01. ... micro, side-channels **102.** Vulnerable to fault injections **III** I03. ... inter-processor debugging 104. Fast state switch mechanism 105. ... due to state switches **III** I06. ... vendor-specific HW features 107. Bypassable vendor-specific ... **IO8.** No or weak privilege separation **I09. SVC repurposing IIO.** No or weak stack separation **III1.** Secure state exception stack ... I12. No or weak memory access ... **III3.** No or weak stack canary **II4.** Missing barrier instructions I15 - I22. Validation/Functional bugs **123.** Software side-channels

- L01. No memory virtualization
- L02. No following
- L04. A small number of secure ...
- L05. No intrinsic encryption to ...
- L06. Lack of intrinsic support for ...
- L07. Lack of hardware-based RA ...
- Hardware Limitations
- // Hardware Issues
- Software Architectural Issues
- Software Implementation Issues

- D01. Mitigating micro. attacks
- D02. Secure cross-state ...
- **D03**. Privilege separation
- D04. Compartmentalization
- **D05**. Virtualization
- D06. Multi-world systems
- D07. Stack and return address integrity
- D08. Forward-edge CFI
- D09. Compiler-based software diversityD10. ASLR
- **D11**. Formal verification
- D12. Software-based XOM
- **D13**. Secure multiprogramming with ...
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20. Vulnerability discovery

- **I**01. ... micro. side-channels
- 102. Vulnerable to fault injections
- **I**03. ... inter-processor debugging
- 104. Fast state switch mechanism ...
- **I**05. ... due to state switches
- **III** I06. ... vendor-specific HW features
- 107. Bypassable vendor-specific ...
- **IO8**. No or weak privilege separation
- **I09. SVC repurposing**
- I10. No or weak stack separation
- **III1.** Secure state exception stack ...
- I12. No or weak memory access ...
- **I13**. No or weak stack canary
- **I14.** Missing barrier instructions
- I15 I22. Validation/Functional bugs
- **I23.** Software side-channels

- L01. No memory virtualizationL02. No IOMMU
- L03. A small number of MPU ... L04. A small number of secure ...
- L05. No intrinsic encryption to ...
- L06. Lack of intrinsic support for ... L07. Lack of hardware-based RA ...
- Hardware Limitations (§3.1)
- Hardware Issues (§3.2)
- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

D01. Mitigating micro. attacks

D02. Secure cross-state ...

- D03. Privilege separationD04. Compartmentalization
- D05. Virtualization
- D06. Multi-world systems
- D07. Stack and return address integrity
- D08. Forward-edge CFI
- D09. Compiler-based software diversity
 D10. ASLR
- D11. Formal verification
- D12. Software-based XOM
- D13. Secure multiprogramming with ...
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20. Vulnerability discovery

- **I**01. ... micro. side-channels
- **IO2.** Vulnerable to fault injections
- **I**03. ... inter-processor debugging
- IO4. Fast state switch mechanism ...
- **I**05. ... due to state switches
- I06. ... vendor-specific HW features
- IO7. Bypassable vendor-specific ...
- 108. No or weak privilege separation
- IO9. SVC repurposing
- // I10. No or weak stack separation
- I11. Secure state exception stack ...
- I12. No or weak memory access ...
- 113. No or weak stack canary
- I14. Missing barrier instructions
- // I15 I22. Validation/Functional bugs
- I23. Software side-channels

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

- L01. No memory virtualization L02. No IOMMU
- L03. A small number of MPU ...
- L05. No intrinsic encryption to ...
- LO6. Lack of intrinsic support for ... LO7. Lack of hardware-based RA ...
- Hardware Limitations (§3.1)
- Hardware Issues (§3.2)
- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

D01. Mitigating micro. attacks

- D02. Secure cross-state
- **D03.** Privilege separation
- D05. Virtualization

D06. Multi-world systems

- D07. Stack and return address integrity
- D08. Forward-edge CFI
- D09. Compiler-based software diversity
 D10. ASLR
- D11. Formal verification
- D12. Software-based XOM
- D13. Secure multiprogramming with .
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20 Vulnerability disco

- IO1. micro. side-channels
 IO2. Vulnerable to fault injections
 IO3. ... inter-processor debugging
 IO4. Fast state switch mechanism ...
 IO5. ... due to state switches
 IO6. ... vendor-specific HW features
 IO7. Bypassable vendor-specific ...
 IO8. No or weak privilege separation
 IO9. SVC repurposing
 I10. No or weak stack separation
 - I11. Secure state exception stack ...

I12. No or weak memory access ...

- I13. No or weak stack canary I14. Missing barrier instructions
- 115 I22. Validation/Functional bugs
- I23. Software side-channels

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

For instance, to address the issue of **no or weak privilege separation [IO8]**, mitigation (**Privilege separation [DO3]**, **Virtualization [DO5]**, and **Multi-world systems [DO6]**) have been proposed, and they overcome some limitations.

L01. No memory virtualization L02. No IOMMU

L03. A small number of MPU ...

L04. A small number of secure ...

L06. Lack of intrinsic support for ... L07. Lack of hardware-based RA ...

Hardware Limitations (§3.1)

- // Hardware Issues (§3.2)
- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

D01. Mitigating micro. attacks

D02. Secure cross-state .

D03. Privilege separation

D04. Compartmentalization

D05. Virtualization

D06. Multi-world systems

- D07. Stack and return address integrity
- D08. Forward-edge CFI
- D10 ASLR
- D11 Formal verifica
- D12 Software-based XON
- D12 Source multiprogrammir
- D13. Secure multiprogramming with .
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20. Vulnerability discove

- I01. ... micro. side-channels
- IO2. Vulnerable to fault injections
- **IO3**.... inter-processor debugging
- 104. Fast state switch mechanism ...
- 105.... due to state switches
- IO6. ... vendor-specific HW features
- MI07. Bypassable vendor-specific ...

108. No or weak privilege separation

IO9. SVC repurposing

- I10. No or weak stack separation
- I11. Secure state exception stack ...
- I12. No or weak memory access ...
- I13. No or weak stack canary
- ²⁰⁰ I14. Missing barrier instructions
- 💹 I15 I22. Validation/Functional bugs
- **I23.** Software side-channels

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

E.g., the privilege separation needs to overcome the limitation of limited size of configurable MPU regions.

L01. No memory virtualizationL02. No IOMMU

L03. A small number of secure ...

L05. No intrinsic encryptic

L06. Lack of intrinsic support for ... L07. Lack of hardware-based RA ...

Hardware Limitations (§3.1)

Hardware Issues (§3.2)

- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

D01. Mitigating micro. attacks

D02. Secure cross-state .

D03. Privilege separation D04. Compartmentalization

D05. Virtualization

D06. Multi-world systems

D07. Stack and return address integrity

- D08. Forward-edge CFI
- D09. Compiler-based software diversity
- D10. ASLR
- D11. Formal verification
- D12. Software-based XON
- D13. Secure multiprogramming with
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20 Vulnerability disco

IO1. ... micro. side-channels
IO2. Vulnerable to fault injections
IO3. ... inter-processor debugging
IO4. Fast state switch mechanism ...
IO5. ... due to state switches
IO6. ... vendor-specific HW features
IO7. Bypassable vendor-specific ...
IO8. No or weak privilege separation
IO9. SVC repurposing
I10. No or weak stack separation
I11. Secure state exception stack ...

I12. No or weak memory access ...

I13. No or weak stack canary
I14. Missing barrier instructions
I15 - I22. Validation/Functional bug
I23. Software side channels

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

E.g., the virtualization needs to consider how to virtualize the memory without the memory management unit (MMU). In addition, this defense can address more than one issues.

- L01. No memory virtualizationL02. No IOMMU
- L03. A small number of MPU ... L04. A small number of secure ...
- L05. No intrinsic encryption to ...
- L06. Lack of intrinsic support for ... L07. Lack of hardware-based RA ...
- Hardware Limitations (§3.1)
- Hardware Issues (§3.2)
- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

D01. Mitigating micro. attacks

D02. Secure cross-state ...

- D03. Privilege separationD04. Compartmentalization
- D05. Virtualization
- D06. Multi-world systems
- D07. Stack and return address integrity
- D08. Forward-edge CFI
- D09. Compiler-based software diversity
 D10. ASLR
- D11. Formal verification
- D12, Software-based XOM
- D13. Secure multiprogramming with ...
- D14. Software-based control-flow ...
- D15 D16. Firmware update
- D17 D20. Vulnerability discovery

- **I**01. ... micro. side-channels
- **IO2.** Vulnerable to fault injections
- **I**03. ... inter-processor debugging
- IO4. Fast state switch mechanism ...
- **I**05. ... due to state switches
- I06. ... vendor-specific HW features
- **IO7**. Bypassable vendor-specific ...
- 108. No or weak privilege separation
- IO9. SVC repurposing
- // I10. No or weak stack separation
- I11. Secure state exception stack ...
- I12. No or weak memory access ...
- 113. No or weak stack canary
- **I14.** Missing barrier instructions
- // I15 I22. Validation/Functional bugs
- I23. Software side-channels

Insights

The research shifts the exact **same** defenses from microprocessor-based systems on Cortex-M systems, e.g., enforcing isolation and confinement, stack integrity, and control flow integrity,

The research develops solutions **intrinsically** linked to the MCU characteristics, e.g., cross-state communication.

A gap between industrial implementation and academic security research.



What should we do next?

Recommendations and Future Directions

- → Recommendations to research community
 - Explore the pros and cons of hardware features for security
 - E.g., fast state switch for TrustZone-M [1]
 - MTB for control-flow violation detection [2]
 - Explore diverse IoT attack models and scenarios to identify new research problems and challenges
 - Investigate how to facilitate the practical adoption of academic research results

Recommendations and Future Directions

- → Recommendations to developers
 - Secure the protocol implementations
 - Implement privilege separation or employ RTOSs with distinct privilege levels
 - (Partially) Transit into memory-safe languages

Takeaways

- → Cortex-M architecture offers weaker memory management interfaces than popular microprocessors, creating challenges to enforce memory isolation and security
- → The streamlined design of Cortex-M features potentially introduces new vulnerabilities
- → A gap between real-world implementation and security research
- → Open-source resources: <u>https://github.com/CactiLab/SoK-Cortex-M</u>
 - Cortex-M hardware feature test suits
 - Firmware database and analysis tool
 - CVE details and classification

Thank You!

