SoK: Where's the "up"?! A Comprehensive (bottom-up) Study on the Security of Arm Cortex-M Systems

Xi Tan^{†‡}, Zheyuan Ma^{†‡}, Sandro Pinto^{*}, Le Guan^{*}, Ning Zhang[§], Jun Xu^o, Zhiqiang Lin^{\diamond}, Hongxing Hu[†], Ziming Zhao^{†‡} [†]University at Buffalo *Universidade do Minho *University of Georgia [§]Washington University in St. Louis °University of Utah °Ohio State University [‡]CactiLab $\{xitan, zheyuanm, hongxinh, zimingzh\}$ @buffalo.edu, sandro.pinto @dei.uminho.pt, leguan @uga.edu, zhang.ning@wustl.edu, junxzm@cs.utah.edu, zlin@cse.ohio-state.edu

Cortex-M MCUs

Research Questions

Q1: Hardware

What are the security features, limitations, and issues at the Cortex-M microarchitecture, instruction set architecture (ISA), and beyond?

Q2: Software

What are the security mechanisms and flaws of Cortex-M based software systems?

Q3: Implementation

What are the nature and severity of the publicly disclosed vulnerabilities in the Cortex-M based software systems?

Q4: Research

What defenses for Cortex-M systems have been explored in the literature, and what are their limitations?

Methodology

Firmware Collection

Answer the questions!

Hardware Limitations & Issues (Answers to Q1)

- ➔ Lack of Memory Protection Mechanisms
	- E.g., **No MMU/IOMMU**, a small number of MPU regions and limited sizes
- **→** Inherited limitations from Cortex-A
	- E.g., No intrinsic encryption to protect the secure state memory
- ➔ Vendor-Agnostic ISA Issues

 \rightarrow

◆ E.g., Fast state switch mechanism exploitable for **privilege escalation** [1]

[1] Ma, Z., Tan, X., Ziarek, L., Zhang, N., Hu, H. and Zhao, Z., 2023, July. Return-to-Non-Secure Vulnerabilities on ARM Cortex-M TrustZone: Attack and Defense. In 2023 60th ACM/IEEE Design Automation Conference (DAC) (pp. *1-6). IEEE.*

Our Discovery: ret2ns Attacks

Appeared at Design Automation Conferences (**DAC**) 2023 [1]

Open-Source: https://github.com/CactiLab/ret2 ns-Cortex-M-TrustZone

Streamlined TrustZone design on Cortex-M introduces new attack surfaces: Return-to-Non-Secure Vulnerabilities (ret2ns)

[1] Ma, Z., Tan, X., Ziarek, L., Zhang, N., Hu, H. and Zhao, Z., 2023, July. Return-to-Non-Secure Vulnerabilities on ARM Cortex-M TrustZone: Attack and Defense. In 2023 60th ACM/IEEE Design Automation Conference (DAC) (pp. *1-6). IEEE.*

Despite the research progress towards more secure architectures **(c, d, and e)** for Cortex-M systems, a large number of the real-world firmware (99.44%) in our dataset are simply **bare-metal systems and unikernels (a),**

while 0.56% of the firmware in our dataset fall into **monolithic kernels (b)**.

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

Privilege separation is **seldom** used

Do we really need privilege separation?

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

Supervisor call (SVC) is used for **library call**, not privilege elevation

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

No or weak memory access control; **executable stack**

vendor-specific implementation of MPU (**sMPU**)

#F: Number of firmware, #D: Number of devices, -: Not applicable, *: The percentage is only based on firmware that use RTOS, †: The percentage is only based on firmware that update CONTROL with the MSR instruction.

Stack canaries used to be effective and low cost on modern computers, while it is **rarely** shown on Cortex-M firmware [1]

14 [1] Tan, X., Mohan, S., Armanuzzaman, M., Ma, Z., Liu, G., Eastman, A., Hu, H. and Zhao, Z., 2024, April. Is the Canary Dead? On the Effectiveness of Stack Canaries on Microcontroller Systems. In Proceedings of the 39th AC *Symposium on Applied Computing (pp. 1350-1357).*

Insights

The real-world firmware samples in our dataset **barely** use the security features of Cortex-M.

They largely **lack** the security mitigations that are widely deployed on modern systems.

Some software- and compiler-based mitigations, e.g., stack canaries, are less effective on MCU-based systems and should be **redesigned**.

Distribution of Cortex-M software CVEs in different classes

Distribution of Cortex-M software CVEs in different classes

❏ Validation bugs refer to bugs that mishandle or improperly validate input and output data. Examples are out-of-bounds read and write and improper parameter validation.

❏ 76.63% of all collected bugs belong to this category.

Distribution of Cortex-M software CVEs in different classes

❏ Validation bugs refer to bugs that mishandle or improperly validate input and output data. Examples are out-of-bounds read and write and improper parameter validation.

- ❏ 76.63% of all collected bugs belong to this category.
- ❏ Protocols (communication validation & implementation) introduce over a half of vulnerabilities

Insights

Most Cortex-M based production systems are written in **memory-unsafe** languages, e.g., C, and they suffer from memory corruption vulnerabilities.

Microcontroller developers may **not realize** the absence of features like an MMU can pose greater risks than microprocessors.

Without privilege separation, **any** bug can be critical and compromise the entire system.

Can those limitations and issues be addressed?

!Security Research!

- **Z** D01. Mitigating micro. attacks
- **ZED02** Secure cross-state communication
- **Z** D03. Privilege separation
- **Z** D04. Compartmentalization
- **ZD05** Virtualization
- **Z** D06. Multi-world systems
- **Z** D07. Stack and return address integrity
- **Z** D08. Forward-edge CFI
- **Z** D09. Compiler-based software diversity
- \blacksquare D₁₀. ASLR
- **ZD11.** Formal verification
- **D**12. Software-based XOM
- $$
- **ZOD14.** Software-based control-flow ...
- $115 D16$. Firmware update
- **D**17 D20. Vulnerability discovery

Z L01. No memory virtualization **ZILO2. No IOMMU** U L03. A small number of MPU ... \blacksquare I 04. A small number of secure \ldots \blacksquare L05. No intrinsic encryption to ... **Z** L06. Lack of intrinsic support for ... **ZLO7**, Lack of hardware-based RA ...

Hardware Limitations

Hardware Issues

Software Architectural Issues

Software Implementation Issues

 \mathbb{Z} 101. ... micro. side-channels *M* I02. Vulnerable to fault injections \mathbb{Z} I03. ... inter-processor debugging $104.$ Fast state switch mechanism \ldots \mathbb{Z} 105. ... due to state switches **ZA 106.** ... vendor-specific HW features 107. Bypassable vendor-specific ... **Z** I08. No or weak privilege separation \mathbb{Z} I09. SVC repurposing \mathcal{U} I10. No or weak stack separation // I11. Secure state exception stack ... // I12. No or weak memory access ... **ZZI3.** No or weak stack canary **77.114.** Missing barrier instructions \mathcal{W} I15 - I22. Validation/Functional bugs **ZZI** I23. Software side-channels

- **Z** L01. No memory virtualization **ZILO2. No IOMMU**
- U L03. A small number of MPU ...
- \blacksquare I 04. A small number of secure \ldots
- \blacksquare L05. No intrinsic encryption to ...
- **Z** L06. Lack of intrinsic support for ...
- **ZLO7**, Lack of hardware-based RA ...

Hardware Limitations

- **Hardware Issues**
- **Software Architectural Issues**
- Software Implementation Issues
- **Z** D01. Mitigating micro. attacks
- DO2. Secure cross-state ...
- **Z** D03. Privilege separation
- **Z** D04. Compartmentalization
- **DO5.** Virtualization
- **Z** D06. Multi-world systems
- **Z** D07. Stack and return address integrity
- **Z** D08. Forward-edge CFI
- **Z** D09. Compiler-based software diversity \mathbb{Z} D₁₀. ASLR
- **ZD11.** Formal verification
- **D**12. Software-based XOM
- \blacksquare D13. Secure multiprogramming with ...
- **D**14. Software-based control-flow ...
- **D**15 D16. Firmware update
- \blacksquare D17 D20. Vulnerability discovery
- \mathbb{Z} I01. ... micro. side-channels
- *M* I02. Vulnerable to fault injections
- \mathbb{Z} I03. ... inter-processor debugging
- 77 I04. Fast state switch mechanism ...
- \mathbb{Z} I05. ... due to state switches
- **ZA 106.** ... vendor-specific HW features
- 107. Bypassable vendor-specific ...
- **Z** I08. No or weak privilege separation
- **Z** I09. SVC repurposing
- // I10. No or weak stack separation
- //I11. Secure state exception stack ...
- \mathcal{U} I12. No or weak memory access ...
- // I13. No or weak stack canary
- **77.114.** Missing barrier instructions
- $M115 I22$. Validation/Functional bugs
- 77 I23. Software side-channels

Le L01. No memory virtualization **ZI LO2. No IOMMU**

L03. A small number of MPU ... **ML04.** A small number of secure ...

L05. No intrinsic encryption to ...

ZALO6. Lack of intrinsic support for ... **ML07.** Lack of hardware-based RA ...

Hardware Limitations (§3.1)

Hardware Issues (§3.2)

Software Architectural Issues (§4.2)

Software Implementation Issues $(\S5)$

Security Research (§6)

D01. Mitigating micro. attacks

D02. Secure cross-state ...

Z D03. Privilege separation **Z** D04. Compartmentalization

D05. Virtualization

Z D06. Multi-world systems

D07. Stack and return address integrity

DO8. Forward-edge CFI

DO9. Compiler-based software diversity \blacksquare D₁₀. ASLR

ZAD11. Formal verification

ZAD12. Software-based XOM

- \blacksquare D13. Secure multiprogramming with ...
- **ZAD14.** Software-based control-flow ...
- D15 D16. Firmware update
- \blacksquare D17 D20. Vulnerability discovery

 \mathbb{Z} 101. ... micro. side-channels

 \blacksquare I02. Vulnerable to fault injections

 \blacksquare I03. ... inter-processor debugging

 \blacksquare I04. Fast state switch mechanism ...

 \blacksquare I05. ... due to state switches

MI I06. ... vendor-specific HW features

ZZ I07. Bypassable vendor-specific ...

108. No or weak privilege separation

 \blacksquare I09. SVC repurposing

//I10. No or weak stack separation

 \blacksquare I11. Secure state exception stack ...

 $/112$. No or weak memory access ...

113. No or weak stack canary

 \blacksquare I14. Missing barrier instructions

 $\sqrt{115}$ - I22. Validation/Functional bugs

 \mathbb{Z} [23. Software side-channels]

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

- LO₂. No IOMMU
- //L03. A small number of MPU... **ML04.** A small number of secure ...
-
- LO7. Lack of hardware-based RA.
- Hardware Limitations (§3.1)
- Hardware Issues (§3.2)
- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

//D01. Mitigating micro. attacks

-
- **ZID03.** Privilege separation **D04. Compartmentalization**
- D05. Virtualization

Z D06. Multi-world systems

-
- DO8. Forward-edge CFI
-
-
-
-
- **MD14.** Software-based control-flow ...
-
-
- 108. No or weak privilege separation 112. No or weak memory access ...
	- **If** I13. No or weak stack canary

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

For instance, to address the issue of no or weak privilege separation [IO8], mitigation (Privilege separation [DO3], Virtualization [DO5], and Multi-world systems [DO6]) have been proposed, and they overcome some limitations. 26

LO1. No memory virtualization **EL02. No IOMMU**

ZEO3. A small number of MPU ...

ML04. A small number of secure ...

Hardware Limitations (§3.1)

- \mathcal{U} Hardware Issues (§3.2)
- Software Architectural Issues (§4.2)
- Software Implementation Issues (§5)
- Security Research (§6)

//D01. Mitigating micro. attacks

ZZ D03. Privilege separation

D04. Compartmentalization

- D05. Virtualization
- **ZD06. Multi-world systems**
-
- DO8. Forward-edge CFI
-
-
- **III** D12. Software-based XOM
-
- **D14.** Software-based control-flow...
-
-
-
-
-
-
-
-
-
-

108. No or weak privilege separation

- 110. No or weak stack separation
	-
- 112. No or weak memory access ...
-
-
-
-

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

E.g., the privilege separation needs to overcome the limitation of limited size of configurable MPU regions.

Let L01. No memory virtualization LO2. No IOMMU

/ L03. A small number of MPU ... **ML04.** A small number of secure ...

05. No intrinsic energy

ZEO6. Lack of intrinsic support for ... **LETA** Lack of hardware-based RA.

Hardware Limitations (§3.1)

Hardware Issues (§3.2)

- Software Architectural Issues (§4.2)
- Software Implementation Issues $(\S 5)$
- Security Research (§6)

D01. Mitigating micro. attacks

D04. Compartmentalization

D05. Virtualization

/D06. Multi-world systems

D07. Stack and return address integrity

- DO8. Forward-edge CF
- **DO9.** Compiler-based software diversity
-
-
-
-
-
-
-

108. No or weak privilege separation //I10. No or weak stack separation

//I12. No or weak memory access ...

The connection indicate the issues a research direction attempts to address and the limitations it needs to overcome.

E.g., the virtualization needs to consider how to virtualize the memory without the memory management unit (MMU). In addition, this defense can address more than one issues. 28

Le L01. No memory virtualization **ZI LO2. No IOMMU**

L03. A small number of MPU ... **ML04.** A small number of secure ...

L05. No intrinsic encryption to ...

ZALO6. Lack of intrinsic support for ... **ML07.** Lack of hardware-based RA ...

Hardware Limitations (§3.1)

Hardware Issues (§3.2)

Software Architectural Issues (§4.2)

Software Implementation Issues $(\S5)$

Security Research (§6)

D01. Mitigating micro. attacks

D02. Secure cross-state ...

Z D03. Privilege separation **Z** D04. Compartmentalization

D05. Virtualization

Z D06. Multi-world systems

D07. Stack and return address integrity

DO8. Forward-edge CFI

DOO. Compiler-based software diversity D₁₀. ASLR

ZAD11. Formal verification

ZAD12. Software-based XOM

- \blacksquare D13. Secure multiprogramming with ...
- **D14.** Software-based control-flow ...
- D15 D16. Firmware update
- \blacksquare D17 D20. Vulnerability discovery

 \mathbb{Z} 101. ... micro. side-channels

- \blacksquare I02. Vulnerable to fault injections
- \blacksquare I03. ... inter-processor debugging
- \blacksquare I04. Fast state switch mechanism ...
- \blacksquare I05. ... due to state switches
- \blacksquare I06. ... vendor-specific HW features
- **ZZ** I07. Bypassable vendor-specific ...
- 108. No or weak privilege separation

 $109.$ SVC repurposing

//I10. No or weak stack separation

 \blacksquare I11. Secure state exception stack ...

112. No or weak memory access ...

113. No or weak stack canary

- \blacksquare I14. Missing barrier instructions
- $\sqrt{115}$ I22. Validation/Functional bugs

 \mathbb{Z} [23. Software side-channels]

Insights

The research shifts the exact **same** defenses from microprocessor-based systems on Cortex-M systems, e.g., enforcing isolation and confinement, stack integrity, and control flow integrity,

The research develops solutions **intrinsically** linked to the MCU characteristics, e.g., cross-state communication.

A **gap** between industrial implementation and academic security research.

What should we do next?

Recommendations and Future Directions

- ➔ Recommendations to research community
	- Explore the pros and cons of hardware features for security
		- E.g., fast state switch for TrustZone-M [1]
		- MTB for control-flow violation detection [2]
	- Explore diverse IoT attack models and scenarios to identify new research problems and challenges
	- Investigate how to facilitate the practical adoption of academic research results

Recommendations and Future Directions

- ➔ Recommendations to developers
	- Secure the protocol implementations
	- Implement privilege separation or employ RTOSs with distinct privilege levels
	- (Partially) Transit into memory-safe languages

Takeaways

- \rightarrow Cortex-M architecture offers weaker memory management interfaces than popular microprocessors, creating challenges to enforce memory isolation and security
- → The streamlined design of Cortex-M features potentially introduces new vulnerabilities
- → A gap between real-world implementation and security research
- → Open-source resources: <https://github.com/CactiLab/SoK-Cortex-M>
	- Cortex-M hardware feature test suits
	- Firmware database and analysis tool
	- CVE details and classification

Thank You!

